EPF10K50VBC356-1 Altera, EPF10K50VBC356-1 Datasheet - Page 17

• Manufacturer Part Number: EPF10K50VBC356-1
• Description: FLEX 10KA
• Manufacturer: Altera

Specifications of EPF10K50VBC356-1

• Family Name: FLEX 10K
• Number Of Usable Gates: 50000
• Number Of Logic Blocks/elements: 2880
• # Registers: 930
• # I/os (max): 274
• Frequency (max): 250MHz
• Process Technology: CMOS
• Operating Supply Voltage (typ): 3.3V
• Logic Cells: 2880
• Ram Bits: 20480
• Device System Gates: 116000
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 356
• Package Type: BGA
• Lead Free Status / Rohs Status: Not Compliant

Altera Corporation
Figure 8. Cascade Chain Operation
d[(4 n -1)..(4 n -4)]
AND Cascade Chain
d[3..0]
d[7..4]
LUT
LUT
LUT
Cascade Chain
With the cascade chain, the FLEX 10K architecture can implement
functions that have a very wide fan-in. Adjacent LUTs can be used to
compute portions of the function in parallel; the cascade chain serially
connects the intermediate values. The cascade chain can use a logical AND
or logical OR (via De Morgan’s inversion) to connect the outputs of
adjacent LEs. Each additional LE provides four more inputs to the
effective width of a function, with a delay as low as 0.7 ns per LE. Cascade
chain logic can be created automatically by the Compiler during design
processing, or manually by the designer during design entry.
Cascade chains longer than eight bits are implemented automatically by
linking several LABs together. For easier routing, a long cascade chain
skips every other LAB in a row. A cascade chain longer than one LAB
skips either from even-numbered LAB to even-numbered LAB, or from
odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first
LAB in a row cascades to the first LE of the third LAB). The cascade chain
does not cross the center of the row (e.g., in the EPF10K50 device, the
cascade chain stops at the eighteenth LAB and a new one begins at the
nineteenth LAB). This break is due to the EAB’s placement in the middle
of the row.
Figure 8
functions with a wide fan-in. These examples show functions of 4n
variables implemented with n LEs. The LE delay is as low as 1.6 ns; the
cascade chain delay is as low as 0.7 ns. With the cascade chain, 3.7 ns is
needed to decode a 16-bit address.
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
shows how the cascade function can connect adjacent LEs to form
LE n
LE1
LE2
d[(4 n -1)..(4 n -4)]
OR Cascade Chain
d[3..0]
d[7..4]
LUT
LUT
LUT
LE n
LE1
LE2
17