EPM7064AELC44-7 Altera, EPM7064AELC44-7 Datasheet - Page 43

• Manufacturer Part Number: EPM7064AELC44-7
• Description: MAX 7000/S/AE/B
• Manufacturer: Altera

Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
IN
IO
FIN
SEXP
PEXP
LAD
LAC
IOE
OD1
OD2
OD3
ZX1
ZX2
ZX3
XZ
SU
H
FSU
FH
RD
COMB
IC
Table 23. EPM7512AE Internal Timing Parameters (Part 1 of 2)
Input pad and buffer delay
I/O input pad and buffer
delay
Fast input delay
Shared expander delay
Parallel expander delay
Logic array delay
Logic control array delay
Internal output enable delay
Output buffer and pad
delay, slow slew rate = off
V
Output buffer and pad
delay, slow slew rate = off
V
Output buffer and pad
delay, slow slew rate = on
V
Output buffer enable delay,
slow slew rate = off
V
Output buffer enable delay,
slow slew rate = off
V
Output buffer enable delay,
slow slew rate = on
V
Output buffer disable delay C1 = 5 pF
Register setup time
Register hold time
Register setup time of fast
input
Register hold time of fast
input
Register delay
Combinatorial delay
Array clock delay
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
= 3.3 V
= 2.5 V
= 2.5 V or 3.3 V
= 3.3 V
= 2.5 V
= 3.3 V
Parameter
C1 = 35 pF
C1 = 35 pF
(5)
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
(5)
C1 = 35 pF
Conditions
MAX 7000A Programmable Logic Device Data Sheet
Min
2.1
0.6
1.6
1.4
-7
Max
0.7
0.7
3.1
2.7
0.4
2.2
1.0
0.0
1.0
1.5
6.0
4.0
4.5
9.0
4.0
1.3
0.6
1.8
Note (1)
Speed Grade
Min
3.0
0.8
1.6
1.4
-10
Max
10.0
0.9
0.9
3.6
3.5
0.5
2.8
1.3
0.0
1.5
2.0
6.5
5.0
5.5
5.0
1.7
0.8
2.3
Min
3.5
1.0
1.6
1.4
-12
Max
10.0
1.0
1.0
4.1
4.4
0.6
3.5
1.7
0.0
1.7
2.2
6.7
5.0
5.5
5.0
2.1
1.0
2.9
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
43