DS21455 Maxim Integrated Products, DS21455 Datasheet - Page 141

• Manufacturer Part Number: DS21455
• Description: Network Controller & Processor ICs Quad E1-T1-J1 Single -Chip Transceiver (S
• Manufacturer: Maxim Integrated Products

Specifications of DS21455

• Product: Framer
• Number Of Transceivers: 4
• Data Rate: 64 Kbps
• Supply Voltage (max): 3.465 V
• Supply Voltage (min): 3.135 V
• Supply Current (max): 328 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Package / Case: BGA

DS21455/DS21458 Quad T1/E1/J1 Transceivers
24. HDLC CONTROLLERS
This device has two enhanced HDLC controllers, HDLC #1 and HDLC #2. Each controller is
configurable for use with time slots, or Sa4 to Sa8 bits (E1 Mode) or the FDL (T1 Mode). Each HDLC
controller has 128 byte buffers in both the transmit and receive paths. When used with time slots, the user
can select any time slot or multiple time slots, contiguous or noncontiguous, as well as any specific bits
within the time slot(s) to assign to the HDLC controllers. HxRC.3 (HDLCD) is used to disable the HDLC
controllers. Disabling the HDLC controllers when unused will reduce the power consumption by the
device. Although this bit is in the receive HDLC control register, it disables both the transmit and receive
function.
The user must take care to not map both transmit HDLC controllers to the same Sa bits, time slots or, in
T1 mode, map both controllers to the FDL. HDLC #1 and HDLC #2 are identical in operation and
therefore the following operational description refers only to a singular controller.
The HDLC controller performs all the necessary overhead for generating and receiving Performance
Report Messages (PRM) as described in ANSI T1.403 and the messages as described in AT&T TR54016.
The HDLC controller automatically generates and detects flags, generates and checks the CRC check
sum, generates and detects abort sequences, stuffs and de-stuffs zeros, and byte aligns to the data stream.
The 128-byte buffers in the HDLC controller are large enough to allow a full PRM to be received or
transmitted without host intervention.
24.1 Basic Operation Details
To allow the framer to properly source/receive data from/to the HDLC controllers, the legacy FDL
circuitry (See the Legacy FDL Support (T1 Mode) section.) should be disabled.
The HDLC registers are divided into four groups: control/configuration, status/information, mapping, and
FIFOs.
Table 24-1
lists these registers by group.
141 of 270