DS3141 Maxim Integrated Products, DS3141 Datasheet - Page 69

no-image

DS3141

Manufacturer Part Number
DS3141
Description
Network Controller & Processor ICs Single Ch DS3;-E3 Fr Framer T3-E3 Framer
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3141

Product
Framer
Number Of Transceivers
1
Data Rate
2.048 Mbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
90 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
CSBGA

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3141
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3141+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS31412
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS31412N
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3141N
Manufacturer:
Maxim Integrated
Quantity:
10 000
9. JTAG INFORMATION
The DS3141, DS3142, and DS3143, and DS3144 support the standard instruction codes SAMPLE/PRELOAD,
BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. See the JTAG
block diagram in
1149.1 Standard Test Access Port (TAP) and Boundary Scan Architecture:
The Test Access Port has the necessary interface pins, namely JTCLK, JTDI, JTDO, and JTMS, and the optional
JTRST input. Details on these pins can be found in Section 5.6. Refer to IEEE 1149.1-1990, IEEE 1149.1a-1993,
and IEEE 1149.1b-1994 for details about the Boundary Scan Architecture and the Test Access Port.
Figure 9-1. JTAG Block Diagram
9.1 JTAG TAP Controller State Machine
This section covers the operation of the TAP controller state machine. See
states described below. The TAP controller is a finite state machine that responds to the logic level at JTMS on the
rising edge of JTCLK.
Test-Logic-Reset. When JTRST is changed from low to high, the TAP controller starts in the Test-Logic-Reset
state, and the instruction register is loaded with the IDCODE instruction. All system logic and I/O pads on the
device operate normally.
Run-Test-Idle. Run-Test-Idle is used between scan operations or during specific tests. The instruction register and
test register remain idle.
Test Access Port (TAP)
TAP Controller
Instruction Register
Figure
9-1. The device contains the following items, which meet the requirements set by the IEEE
10kW
JTDI
10kW
JTMS
IDENTIFICATION
TEST ACCESS PORT
INSTRUCTION
BOUNDARY
REGISTER
REGISTER
REGISTER
REGISTER
CONTROLLER
BYPASS
SCAN
JTCLK
69 of 88
10kW
JTRST
SELECT
TRI-STATE
Bypass Register
Boundary Scan Register
Device Identification Register
JTDO
Figure 9-2
for details on each of the

Related parts for DS3141