DS3141 Maxim Integrated Products, DS3141 Datasheet - Page 74

no-image

DS3141

Manufacturer Part Number
DS3141
Description
Network Controller & Processor ICs Single Ch DS3;-E3 Fr Framer T3-E3 Framer
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3141

Product
Framer
Number Of Transceivers
1
Data Rate
2.048 Mbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
90 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
CSBGA

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3141
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3141+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS31412
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS31412N
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3141N
Manufacturer:
Maxim Integrated
Quantity:
10 000
11.
All AC timing characteristics are specified with a 50pF capacitive load on the D[7:0] and INT pins, and a 25pF
capacitive load on all other output pins, V
is V
11.1 System Interface Timing
Table 11-A. Data Path Timing
(V
Note 1: E3 mode, nongapped 34.368MHz clock.
Note 2: DS3 mode, nongapped 44.736MHz clock.
Note 3: DS3 mode, gapped 51.84MHz clock.
Note 4: TICLK input to TDAT, TOH, TOHEN, and TSOF inputs; RCLK input to RPOS and RNEG inputs.
Note 5: TICLK input to TDEN (data-enable mode) and TSOF outputs.
Note 6: ROCLK output to RDAT, RDEN (data-enable mode) and RSOF outputs; TCLK output to TPOS and TNEG outputs.
Note 7: RGCLK (gapped clock mode) output to RDAT and RSOF outputs; TDEN/TGCLK (gapped or constant clock mode) output to TSOF
Note 8: TICLK input to TDEN/TGCLK (gapped clock or constant clock mode) outputs; RCLK input to ROCLK output.
Note 9: TMEI, RECU, and RST inputs.
Table 11-B. Line Loopback Timing
(V
CLK Clock Period
CLK Clock Duty Cycle
CLK in to DIN Setup Time
CLK in to DIN Hold Time
CLK in to DOUT Delay
CLK out to DOUT Delay
CLK in to CLK OUT Delay
Asynchronous Input High, Low Time
Asynchronous Input Period
Skew on RPOS to TPOS Path with
Respect to RCLK to TCLK Path
Skew on RNEG to TNEG path with
Respect to RCLK to TCLK Path
DD
DD
DD
= 3.3V ±5%, T
= 3.3V ±5%, T
/2.
output.
AC TIMING CHARACTERISTICS
PARAMETER
PARAMETER
A
A
= -40°C to +85°C.)
= -40°C to +85°C.)
(Figure
(Figure
IH
= V
SYMBOL
SYMBOL
t2 - t1
t2 - t1
t8, t9
DD
t2/t1
11-1)
t10
t6
t1
t3
t4
t5
t7
11-2)
and V
74 of 88
IL
(Note 1)
(Note 2)
(Note 3)
(Note 4)
(Note 4)
(Note 5)
(Notes 6, 7)
(Note 8)
(Note 9)
(Note 9)
= V
SS
CONDITIONS
CONDITIONS
. The voltage threshold for all timing measurements
1000
29.0
22.0
19.0
MIN
200
3.0
1.0
2.0
2.0
40
MIN
0
0
TYP
29.1
22.4
19.3
50
TYP
MAX
7.0
60
12
10
MAX
3.0
3.0
UNITS
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
%
ns
ns

Related parts for DS3141