PIC24FJ32GA102-E/SS Microchip Technology, PIC24FJ32GA102-E/SS Datasheet - Page 243

16-bit, 16 MIPS, 32KB Flash, 8KB RAM, Nanowatt XLP 28 SSOP .209in TUBE

PIC24FJ32GA102-E/SS

Manufacturer Part Number
PIC24FJ32GA102-E/SS
Description
16-bit, 16 MIPS, 32KB Flash, 8KB RAM, Nanowatt XLP 28 SSOP .209in TUBE
Manufacturer
Microchip Technology
Series
PIC® XLP™ 24Fr
Datasheet

Specifications of PIC24FJ32GA102-E/SS

Processor Series
PIC24
Core
PIC24F
Data Bus Width
16 bit
Program Memory Type
Flash
Program Memory Size
32 KB
Data Ram Size
8192 B
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
21
Number Of Timers
5
Operating Supply Voltage
2 V to 3.6 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SSOP-28
Development Tools By Supplier
MPLAB Integrated Development Environment
Minimum Operating Temperature
- 40 C
Operating Temperature Range
- 40 C to + 125 C
Supply Current (max)
300 mA
Core Processor
PIC
Core Size
16-Bit
Speed
32MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
21
Eeprom Size
-
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Lead Free Status / Rohs Status
 Details
REGISTER 25-3:
 2010 Microchip Technology Inc.
bit 23
bit 15
bit 7
Legend:
R = Readable bit
-n = Value when device is unprogrammed
bit 23-16
bit 15
bit 14
bit 13
bit 12
bit 11-10
bit 9-8
bit 7-6
bit 5-0
Note 1:
WPEND
R/PO-1
U-1
U-1
Digital functions on the SOSCI and SOSCO pins are only available when configured in Digital I/O mode
(‘00’).
Unimplemented: Read as ‘1’
WPEND: Segment Write Protection End Page Select bit
1 = Protected code segment lower boundary is at the bottom of program memory (000000h); upper
0 = Protected code segment upper boundary is at the last page of program memory; lower boundary
WPCFG: Configuration Word Code Page Protection Select bit
1 = Last page (at the top of program memory) and Flash Configuration Words are not protected
0 = Last page and Flash Configuration Words are code-protected
WPDIS: Segment Write Protection Disable bit
1 = Segmented code protection is disabled
0 = Segmented code protection is enabled; protected segment defined by WPEND, WPCFG and
Unimplemented: Read as ‘1’
WUTSEL<1:0>: Voltage Regulator Standby Mode Wake-up Time Select bits
11 = Default regulator start-up time used
01 = Fast regulator start-up time used
x0 = Reserved; do not use
SOSCSEL<1:0>: Secondary Oscillator Power Mode Select bits
11 = SOSC pins are in default (high drive strength) oscillator mode
01 = SOSC pins are in Low-Power (low drive strength) Oscillator mode
00 = SOSC pins have digital I/O functions (RA4, RB4); SCLKI can be used
10 = Reserved
Unimplemented: Read as ‘1’
WPFP5:WPFP0: Protected Code Segment Boundary Page bits
Designates the 512 instruction page that is the boundary of the protected code segment, starting with
Page 9 at the bottom of program memory.
If WPEND = 1:
Last address of designated code page is the upper boundary of the segment.
If WPEND = 0:
First address of designated code page is the lower boundary of the segment.
WPCFG
R/PO-1
boundary is the code page specified by WPFP<8:0>
is the code page specified by WPFP<8:0>
WPFPx Configuration bits
U-1
U-1
CW3: FLASH CONFIGURATION WORD 3
PO = Program Once bit
WPFP5
R/PO-1
R/PO-1
WPDIS
U-1
WPFP4
R/PO-1
U-1
U-1
PIC24FJ64GA104 FAMILY
U = Unimplemented bit, read as ‘0’
‘1’ = Bit is set
WUTSEL1
WPFP3
R/PO-1
R/PO-1
U-1
WUTSEL0
WPFP2
R/PO-1
R/PO-1
U-1
(1)
‘0’ = Bit is cleared
SOSCSEL1
R/PO-1
R/PO-1
WPFP1
U-1
(1)
DS39951C-page 243
SOSCSEL0
WPFP0
R/PO-1
R/PO-1
U-1
bit 16
bit 8
bit 0
(1)

Related parts for PIC24FJ32GA102-E/SS