SP706SCN-L Exar Corporation, SP706SCN-L Datasheet - Page 11

• Manufacturer Part Number: SP706SCN-L
• Description: Low Power Microprocessor Supervisory Circuits
• Manufacturer: Exar Corporation
• Type: Simple Reset/Power-On Resetr

Specifications of SP706SCN-L

• Number Of Voltages Monitored: 1
• Reset: Active Low
• Reset Timeout: 140 ms Minimum
• Voltage - Threshold: 2.93V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (0.154", 3.90mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

P
The power-fail comparator can be used for
various purposes because its output and non
inverting input are not internally connected.
The inverting input is internally connected to a
1.25V reference.
To build an early-warning circuit for power
failure, connect the PFI pin to a voltage divider
as shown in Figure 20. Choose the voltage
divider ratio so that the voltage at PFI falls
below 1.25V just before the +5V regulator
drops out. Use PFO to interrupt the µP so it
can prepare for an orderly power-down.
© 2010 Exar Corporation
OWER
Fig. 19: Timing Diagrams with WDI tri-stated.
-F
AIL
Fig. 20: Typical Operating Circuit
C
OMPARATOR
3
3
.
.
0
0
V
V
/
/
3
3
.
.
3
3
V
V
L
L
11/16
o
o
w
w
M
The manual-reset input (MR) allows RESET to
be triggered by a pushbutton switch. The
switch is effectively debounced by the 140ms
minimum RESET pulse width. MR is TTL/CMOS
logic compatible, so it can be driven by an
external logic line. MR can be used to force a
watchdog timeout to generate a RESET pulse
in
connect WDO to MR.
When V
longer sinks current, it becomes an open
circuit. High-impedance CMOS logic inputs can
drift to undetermined voltages if left undriven.
If a pull-down resistor is added to the RESET
pin, any stray charge or leakage currents will
be shunted to ground, holding RESET LOW.
The resistor value is not critical. It should be
about 100KΩ, large enough not to load RESET
and small enough to pull RESET to ground.
M
U
Monitor voltages other than the unregulated
DC by connecting a voltage divider to PFI and
adjusting the ratio appropriately. If required,
add hysteresis by connecting a resistor (with a
value approximately 10 times the sum of the
two resistors in the potential divider network)
between PFI and PFO. A capacitor between PFI
and GND will reduce the power-fail circuit's
sensitivity to high-frequency noise on the line
being monitored. RESET can be used to
monitor voltages other than the +3.3V/+3.0V
V
RESET pulse when PFI drops below 1.25V.
Figure 21 shows the SP706R/S/T-SP708R/S/T
series configured to assert RESET when the
+3.3V/3.0V supply falls below the RESET
threshold, or when the +12V supply falls
below approximately 11V.
M
The power-fail comparator can also monitor a
negative supply rail, shown in Figure 22. When
the negative rail is good (a negative voltage of
large magnitude), PFO is LOW. By adding the
P
P
CC
Ensuring a Valid Reset Output Down to
V
NREGULATED
ANUAL
ONITORING
ONITORING A
o
o
CC
w
w
S
S
line. Connect PFO to MR to initiate a
=0V
the
P
P
e
e
CC
r
r
7
7
R
M
M
0
0
falls below 1V, the RESET output no
ESET
SP706R/S/T-SP708R/S/T.
i
6
i
6
c
c
R
R
r
r
V
o
o
DC I
/
OLTAGES
/
N
p
p
S
S
EGATIVE
r
r
o
o
/
/
NPUT
c
c
T
T
e
e
s
s
-
-
s
s
O
S
S
o
o
THER THAN THE
V
r
P
r
P
OLTAGE
S
S
7
7
u
u
0
0
p
p
8
8
e
e
C
C
R
R
r
Rev. 2.0.0
r
S
i
i
v
v
/
/
r
r
UPPLY
Simply
i
i
c
c
S
s
s
S
u
u
o
o
/
/
i
i
r
r
t
t
T
T
y
y
s
s