FAGD1654348BA Intel, FAGD1654348BA Datasheet

no-image

FAGD1654348BA

Manufacturer Part Number
FAGD1654348BA
Description
Manufacturer
Intel
Datasheet

Specifications of FAGD1654348BA

Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
48
Lead Free Status / RoHS Status
Not Compliant
an Intel company
General Description
The GD16543 is a high performance
monolithic integrated Clock and Data Re-
covery (CDR) device applicable for opti-
cal communication systems including:
u
u
The CDR contains all circuits needed for
reliable acquisition and lock of the VCO
phase to the incoming data-stream.
The electrical input sensitivity is better
than 20 mV. Optical receivers with sensi-
tivity better than -34 dBm have been ob-
tained without optical pre-amplifiers.
REFXO
REFXI
SIPO
SINO
SEL1
SEL2
SINI
SIPI
SDH STM-16
SONET OC-48
Limiter
D
R
V
Frequency
Detector
Detector
Phase
Detect
Phase
Bang
Bang
Lock
CK
DO
U
D
U
D
LOCK
The device meets all ITU-T jitter require-
ments when used with the recommended
loop filter (jitter tolerance, -transfer and
-generation).
The integrated 1:4 demultiplexer with dif-
ferential ECL outputs ensures a simple
and universal interface to the system
CMOS ASICs.
The 622 MHz output clock is maintained
within 500 ppm tolerance even in ab-
sence of data.
The GD16543 is available in a 40 lead
ceramic LCC and in a 48 lead 7x7 mm
TQFP power enhanced plastic package.
Change
Pump
CHPO
MUX
De-
VCTL
VCO
DOUT0
DOUN0
DOUT1
DOUN1
DOUT2
DOUN2
DOUT3
DOUN3
CKOUT
CKOUN
VDD
VEE
VDDA
VEEA
RES
2.5 Gbit/s
Clock and Data
Recovery Circuit
GD16543
Preliminary
Features
l
l
l
l
l
l
l
l
l
l
Applications
l
Clock and Data Recovery covering
2.3 Gbit/s to 2.7 Gbit/s.
SDH STM-16, SONET OC-48
compatible.
Differential Data inputs with 20 mV
sensitivity.
Differential ECL Data and Clock
outputs.
Acquisition time: < 500 ms
Few external passive components
needed.
50 W Loop-Through data inputs for
higher sensitivity.
Single supply operation.
Power dissipation: 1 W.
Available in:
– a 48 lead 7x7 mm TQFP plastic
– a 40 lead ceramic LCC.
Clock and Data Recovery for optical
communication systems including:
– SDH STM-16
– SONET OC-48
package
Data Sheet Rev.: 07

Related parts for FAGD1654348BA

FAGD1654348BA Summary of contents

Page 1

... Intel company General Description The GD16543 is a high performance monolithic integrated Clock and Data Re- covery (CDR) device applicable for opti- cal communication systems including: SDH STM-16 u SONET OC-48 u The CDR contains all circuits needed for reliable acquisition and lock of the VCO phase to the incoming data-stream ...

Page 2

Functional Details The main application of the GD16543 receiver for: SDH STM-16 u SONET OC-48 optical communica- u tion systems. It integrates: a Voltage Controlled Oscillator (VCO Lock Detect Circuit u a Frequency Detector (PFD) ...

Page 3

SIPI From LINE SIPO 50R VTT SINO 50R VTT SINI From LINE Figure 1. DC Coupled Input (Ignoring internal offset com- pensation) SIPI From LINE SIPO 50R SINO 50R SINI From LINE Figure 2. AC Coupled Input (Using internal offset ...

Page 4

Pin List Mnemonic: Pin No.: 40 LCC 48 TQFP SIPI, SIPO 22 SINI, SINO 24 DOUT0, DOUN0 11, 10 19, 20 DOUT1, DOUN1 9, 8 21, 22 DOUT2, DOUN2 19,18 10, 11 DOUT3, DOUN3 ...

Page 5

Pin Outline VDD 6 VEE 7 DOUN1 8 DOUT1 9 DOUN0 10 DOUT0 11 VDD 12 CKOUN 13 CKOUT 14 VEE 15 Figure 6. 40 Lead LCC, Top View VEE 1 VEE 2 VDD 3 SINO 4 SINI 5 SIPI ...

Page 6

Maximum Ratings These are the limits beyond which the component may be damaged. All voltages in the table are referred to VDD. All currents in the table are defined positive out of the pin. Symbol: Characteristic: Supply voltage V , ...

Page 7

AC Characteristics ° ° -5.0 V CASE EE DOUT CKOUT Symbol: Characteristic: J Jitter tolerance TOL Note 1. See Figure 8. J Jitter transfer TRF Note 1. See Figure 9. J Output clock ...

Page 8

Package Outline 0.040" +- 0.006 Bottom View 0.680" +- 0.006 0.480" +- 0.006 Note 1: Leads are hot dip soldered before cutting Note 2: Coplanarity of leads > 0.008" Figure 10. 40 Lead LCC, Leaded (All Dimensions are in inch) ...

Page 9

... ID> <Lot ID> <WW YY> Figure 12. Device Marking, (Top - 48 pin and Bottom - 40 pin) Ordering Information To order, please specify as shown below: Product Name: Intel Order Number: GD16543-40AC GD16543-40AB GD16543-48BA FAGD1654348BA MM#: 836065 an Intel company Mileparken 22, DK-2740 Skovlunde Denmark Phone : +45 7010 1062 Fax : +45 7010 1063 E-mail : sales@giga ...

Related keywords