853S54AKILF IDT, Integrated Device Technology Inc, 853S54AKILF Datasheet
853S54AKILF
Specifications of 853S54AKILF
Related parts for 853S54AKILF
853S54AKILF Summary of contents
Page 1
Dual 2:1, 1:2 Differential-to-LVPECL/ECL Multiplexer General Description The ICS853S54I is a dual 2:1 and 1:2 Multiplexer. The ICS 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX switches one HiPerClockS™ input ...
Page 2
ICS853S54I Data Sheet Table 1. Pin Descriptions Number Name 1, 2 QB0, nQB0 Output 3, 4 QB1, nQB1 Output 5 PCLKB Input 6 nPCLKB Input 7 CLK_SELB Input 8 V Power EE 9 nPCLKA1 Input 10 PCLKA1 Input 11 nPCLKA0 ...
Page 3
ICS853S54I Data Sheet Absolute Maximum Ratings NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those ...
Page 4
ICS853S54I Data Sheet Table 4D. LVPECL DC Characteristics, V Symbol Parameter PCLKA[0:1], PCLKB Input I IH High Current nPCLKA[0:1], nPCLKB PCLKA[0:1], PCLKB Input I IL Low Current nPCLKA[0:1], nPCLKB V Peak-to-Peak Input Voltage; NOTE 1 PP Common Mode Input Voltage; ...
Page 5
ICS853S54I Data Sheet Additive Phase Jitter The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase ...
Page 6
ICS853S54I Data Sheet Parameter Measurement Information LVPECL V EE -0.375V to -1.465V LVPECL Output Load AC Test Circuit Par t 1 nQx Qx Par t 2 nQy Qy tsk(pp) Part-to-Part Skew nQA, nQB[0:1] 80% QA, 20% QB[0:1] ...
Page 7
ICS853S54I Data Sheet Application Information Wiring the Differential Input to Accept Single Ended Levels Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors ...
Page 8
ICS853S54I Data Sheet LVPECL Differential Clock Input Interface (3.3V) The PCLK /nPCLK accepts LVDS, LVPECL, and other differential signals. Both V and V must meet the V SWING OH requirements. Figures show interface examples for the PCLK/nPCLK ...
Page 9
ICS853S54I Data Sheet LVPECL Clock Input Interface (2.5V) The PCLK /nPCLK accepts LVPECL, LVDS and other differential signals. The differential signal must meet the V requirements. Figures show interface examples for the PCLK/nPCLK input driven by the ...
Page 10
ICS853S54I Data Sheet VFQFN EPAD Thermal Release Path In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of ...
Page 11
ICS853S54I Data Sheet Termination for 3.3V LVPECL Outputs The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. The differential outputs are low impedance follower outputs that ...
Page 12
ICS853S54I Data Sheet Termination for 2.5V LVPECL Outputs Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω – 2V. For V = 2.5V, the ...
Page 13
ICS853S54I Data Sheet A Typical Application for the ICS853S54I Used to connect a multi-rate PHY with the Tx/Rx pins of an SFP Module. Problem Addressed: How to map the 2 Tx/Rx pairs of the multi-rate PHY to the single Tx/Rx ...
Page 14
ICS853S54I Data Sheet Mode 2, 100BaseX Connected to SFP All lines are differential pairs, but drawn as single-ended to simplify the drawing. CLK_SELA = PHY ULTI ATE Tx 100BaseFX Rx Tx 1000BaseX Rx ICS853S54AKI REVISION A DECEMBER ...
Page 15
ICS853S54I Data Sheet Power Considerations This section provides information on power dissipation and junction temperature for the ICS853S54I. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS853S54I is the sum of the ...
Page 16
ICS853S54I Data Sheet 3. Calculations and Equations. The purpose of this section is to calculate the power dissipation for the LVPECL output pair. The LVPECL output driver circuit and termination are shown in Figure Figure 7. ...
Page 17
ICS853S54I Data Sheet Reliability Information Table 7. θ vs. Air Flow Table for a 16 Lead VFQFN JA Meters per Second Multi-Layer PCB, JEDEC Standard Test Boards Transistor Count The transistor count for ICS853S54I is: 296 This is a suggested ...
Page 18
ICS853S54I Data Sheet Package Outline and Package Dimensions Package Outline - K Suffix for 16 Lead VFQFN Seating Plan Index rea N Singulation Singulation Top View D Chamfer 4x 0.6 x 0.6 max OPTIONAL Bottom View w/Type ...
Page 19
... Marking 853S54AKILF S54A 853S54AKILFT S54A NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use ...
Page 20
ICS853S54I Data Sheet 6024 Silver Creek Valley Road Sales 800-345-7015 (inside USA) San Jose, California 95138 +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications ...