LMK04010BISQE National Semiconductor, LMK04010BISQE Datasheet - Page 7

• Manufacturer Part Number: LMK04010BISQE
• Manufacturer: National Semiconductor

Specifications of LMK04010BISQE

• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Pin Count: 48
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Supplier Unconfirmed

6.0 Pin Descriptions
Pin Number
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
1
2
3
4
5
6
7
8
9
CLKin0_LOS
CLKin1_LOS
DATAuWire
CLKuWire
DLD_BYP
LDObyp1
LDObyp2
CLKout0*
CLKout1*
Name(s)
LEuWire
CLKout0
CLKout1
CLKin0*
CLKin1*
CLKin0
CPout1
CLKin1
OSCin*
CPout2
SYNC*
OSCin
V
V
V
GND
V
V
GOE
V
GND
V
V
V
V
V
V
Fout
Bias
NC
CC
CC
CC
LD
CC
CC
CC
CC
CC
CC
CC
CC
CC
10
11
12
1
2
3
4
5
6
7
8
9
I/O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
LVPECL/LVCMOS
LVPECL/LVCMOS
LVDS/LVPECL
LVDS/LVPECL
LVCMOS
LVCMOS
CMOS
CMOS
CMOS
CMOS
CMOS
CMOS
ANLG
ANLG
ANLG
ANLG
ANLG
ANLG
ANLG
ANLG
ANLG
ANLG
ANLG
ANLG
ANLG
Type
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
PWR
GND
GND
7
Description
Ground (For Fout Buffer)
VCO Frequency Output Port
Power Supply for VCO Output Buffer
Microwire Clock Input
Microwire Data Input
Microwire Latch Enable Input
No Connection
Power Supply for VCO
LDO Bypass, bypassed to ground with 10 µF and 0.1
µF capacitor
LDO Bypass, bypassed to ground with a 0.1 µF
capacitor
Global Output Enable
Lock Detect and PLL multiplexer Output
Power Supply for CLKout0
Clock Channel 0 Output
Clock Channel 0* Output
DLD Bypass, bypassed to ground with a 0.1 µF
capacitor
Ground (Digital)
Power Supply for Digital
Power Supply for CLKin buffers and PLL1 R-divider
Reference Clock Input Port for PLL1 - AC or DC
Coupled
Reference Clock Input Port for PLL1 (complimentary)
- AC or DC Coupled
Power Supply for PLL1 Phase Detector and Charge
Pump
Charge Pump1 Output
Power Supply for PLL1 N-Divider
Reference Clock Input Port for PLL1 - AC or DC
Coupled
Reference Clock Input Port for PLL1 (complimentary)
- AC or DC Coupled
Global Clock Output Synchronization
Reference oscillator Input for PLL2 - AC Coupled
Reference oscillator Input for PLL2 - AC Coupled
Power Supply for OSCin Buffer and PLL2 R-Divider
Power Supply for PLL2 Phase Detector and Charge
Pump
Charge Pump2 Output
Power Supply for VCO Divider and PLL2 N-Divider
Status of CLKin0 reference clock input
Status of CLKin1 reference clock input
Bias Bypass. AC coupled with 1 µF capacitor to Vcc1
Power Supply for CLKout1
Clock Channel 1 Output
Clock Channel 1* Output
Power Supply for CLKout2
(Note
(Note
1)
1)
(Note
(Note
1)
1)
www.national.com