KAD5512P-21Q72 Intersil, KAD5512P-21Q72 Datasheet - Page 19

IC ADC 12BIT 210MSPS SGL 72-QFN

KAD5512P-21Q72

Manufacturer Part Number
KAD5512P-21Q72
Description
IC ADC 12BIT 210MSPS SGL 72-QFN
Manufacturer
Intersil
Series
FemtoCharge™r
Datasheet

Specifications of KAD5512P-21Q72

Number Of Bits
12
Sampling Rate (per Second)
210M
Data Interface
Serial, SPI™
Number Of Converters
1
Power Dissipation (max)
271mW
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
72-VFQFN Exposed Pad
For Use With
KDC5512EVAL - DAUGHTER CARD FOR KAD5512
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
User-Initiated Reset
Recalibration of the ADC can be initiated at any time by
driving the RESETN pin low for a minimum of one clock
cycle. An open-drain driver with less than 0.5mA
open-state leakage is recommended so the internal high
impedance pull-up to OVDD can assure exit from the reset
state. As is the case during power-on reset, the SDO,
RESETN and DNC pins must be in the proper state for the
calibration to successfully execute.
The performance of the KAD5512P changes with
variations in temperature, supply voltage or sample rate.
The extent of these changes may necessitate
recalibration, depending on system performance
requirements. Best performance will be achieved by
recalibrating the ADC under the environmental conditions
at which it will operate.
A supply voltage variation of less than 100mV will
generally result in an SNR change of less than 0.5dBFS
and SFDR change of less than 3dBc.
In situations where the sample rate is not constant, best
results will be obtained if the device is calibrated at the
highest sample rate. Reducing the sample rate by less than
75MSPS will typically result in an SNR change of less than
0.5dBFS and an SFDR change of less than 3dBc.
Figures 25 and 26 show the effect of temperature on
SNR and SFDR performance with calibration performed
at -40°C, +25°C, and +85°C. Each plot shows the
variation of SNR/SFDR across temperature after a single
calibration at -40°C, +25°C and +85°C. Best
performance is typically achieved by a user-initiated
calibration at the operating conditions, as stated earlier.
However, it can be seen that performance drift with
temperature is not a very strong function of the
temperature at which the calibration is performed. Full-
rated performance will be achieved after power-up
calibration regardless of the operating conditions.
CLKOUTP
RESETN
CLKN
CLKP
ORP
FIGURE 24. CALIBRATION TIMING
CALIBRATION
BEGINS
19
CALIBRATION
CALIBRATION
COMPLETE
TIME
KAD5512P
Analog Input
The ADC core contains a fully differential input
(VINP/VINN) to the sample and hold amplifier (SHA). The
ideal full-scale input voltage is 1.45V, centered at the
VCM voltage of 0.535V as shown in Figure 27.
Best performance is obtained when the analog inputs are
driven differentially. The common-mode output voltage,
VCM, should be used to properly bias the inputs as
shown in Figures 28 through 30. An RF transformer will
give the best noise and distortion performance for
wideband and/or high intermediate frequency (IF)
inputs. Two different transformer input schemes are
shown in Figures 28 and 29.
FIGURE 26. SFDR PERFORMANCE vs TEMPERATURE
FIGURE 25. SNR PERFORMANCE vs TEMPERATURE
-10
-15
-1
-2
-3
-4
15
10
-5
3
2
1
0
-40
5
0
-40
FIGURE 27. ANALOG INPUT RANGE
1.8
1.4
1.0
0.6
0.2
-15
-15
CAL DONE AT
0.725V
-40°C
CAL DONE AT
CAL DONE AT
CAL DONE AT
TEMPERATURE (°C)
TEMPERATURE (°C)
-40°C
10
+85°C
10
+85°C
INP
35
35
CAL DONE AT
CAL DONE AT
+25°C
+25°C
60
60
INN
VCM
0.535V
October 1, 2010
FN6807.4
85
85

Related parts for KAD5512P-21Q72