SC1200UCL-266 AMD (ADVANCED MICRO DEVICES), SC1200UCL-266 Datasheet - Page 401

no-image

SC1200UCL-266

Manufacturer Part Number
SC1200UCL-266
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of SC1200UCL-266

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC1200UCL-266
Manufacturer:
NSC
Quantity:
1 400
Part Number:
SC1200UCL-266
Manufacturer:
NSC
Quantity:
131
Part Number:
SC1200UCL-266
Manufacturer:
AMD
Quantity:
586
Part Number:
SC1200UCL-266
Manufacturer:
NSC
Quantity:
4 000
Electrical Specifications
Notes:
1)
2)
3)
4)
5)
6)
AMD Geode™ SC1200/SC1201 Processor Data Book
Device address consists of signals IDE_CS[0:1]# and IDE_ADDR[2:0].
Negation of IDE_IORDY0,1 is used to extend the PIO cycle. The determination of whether or not the cycle is to be
extended is made by the host after t
Device never negates IDE_IORDY[0:1]. Device keeps IDE_IORDY[0:1] released, and no wait is generated.
Device negates IDE_IORDY[0:1] before t
released, and no wait is generated.
Device negates IDE_IORDY[0:1] before t
more than 5 ns before release. A wait is generated.
The cycle completes after IDE_IORDY[0:1] is reasserted. For cycles where a wait is generated and IDE_IOR[0:1] is
asserted, the device places read data on IDE_DATA[15:0] for t
IDE_IOR0#
IDE_IOW0#
WRITE
IDE_DATA[7:0]
READ
IDE_DATA[7:0]
IDE_IORDY0
IDE_IORDY0
IDE_IORDY0
ADDR valid
1
2,3
2,4
2,5
Figure 9-25. Register Transfer to/from Device Timing Diagram
A
t
1
from the assertion of IDE_IOR[0:1]# or IDE_IOW[0:1]#.
A
A
. IDE_IORDY[0:1] is released prior to negation and may be asserted for no
but causes IDE_IORDY[0:1] to be asserted before t
t
t
0
A
t
t
C
2
RD
before asserting IDE_IORDY[0:1].
t
B
t
3
t
t
5
RD
t
t
C
4
t
6
t
t
6z
9
t
2i
32579B
A
. IDE_IORDY[0:1] is
401

Related parts for SC1200UCL-266