EPM240GM100C5N Altera, EPM240GM100C5N Datasheet

IC MAX II CPLD 240 LE 100-MBGA

EPM240GM100C5N

Manufacturer Part Number
EPM240GM100C5N
Description
IC MAX II CPLD 240 LE 100-MBGA
Manufacturer
Altera
Series
MAX® IIr

Specifications of EPM240GM100C5N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
4.7ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
240
Number Of Macrocells
192
Number Of I /o
80
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-MBGA
Voltage
1.8V
Memory Type
FLASH
Number Of Logic Elements/cells
240
Family Name
MAX II
# Macrocells
192
Frequency (max)
1.8797GHz
Propagation Delay Time
7.5ns
Number Of Logic Blocks/elements
24
# I/os (max)
80
Operating Supply Voltage (typ)
1.8V
In System Programmable
Yes
Operating Supply Voltage (min)
1.71V
Operating Supply Voltage (max)
1.89V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
MBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1726

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM240GM100C5N
Manufacturer:
CYPESS
Quantity:
1
Part Number:
EPM240GM100C5N
Manufacturer:
ALTERA10
Quantity:
1 287
Part Number:
EPM240GM100C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM240GM100C5N
Manufacturer:
ALTERA
0
Part Number:
EPM240GM100C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Introduction
Altera Corporation
ES-M2EPM1270-1.3
Failed power-up into user mode for
slow VCCINT rise times or VCCINT
rise profiles with dips or noise near
the power-on reset (POR) trip
voltage.
Extreme AC current activity can
cause the V
trigger voltage to rise up to 1.7-V
during DEV_OE de-assertion or
before in-system programming.
The user flash memory (UFM) block
does not support program/write or
erase operations from the logic
array interface.
The optional Schmitt trigger inputs
may glitch for falling input signal
edge rates greater than 1 µs.
The UFM block optional oscillator
output port may exhibit a single high
or low pulse after power-up
The 144-pin thin quad flat pack
(TQFP) package (T144) may exhibit
glitches on the TCK Joint Test Action
Group (JTAG) input pin for falling
edge rates slower than 50 ns.
May not operate for V
out conditions at or below 2.1 V.
Does not support Serial Vector File
(.svf) format programming.
December 2005, ver. 1.3
Table 1. MAX II Device Family Issues
CCINT
Issue
POR brown-out
CCINT
brown-
This errata sheet provides updated information on MAX
addresses known device issues, and includes a workaround for those
issues. Refer to
EPM240 revision F and earlier
EPM240G revision G and earlier
EPM570 revision C and earlier
EPM570G revision D and earlier
EPM1270/1270ES revision G and
earlier
EPM1270G revision H and earlier
EPM2210 revision C and earlier
EPM2210G revision D and earlier
EPM2210G Devices
EPM1270G Devices
EPM1270 ES Devices
EPM1270 ES Devices
EPM1270 ES Devices
EPM1270 ES Devices
EPM1270 ES Devices
EPM1270 ES Devices
Affected Devices
Table
1.
MAX II Device Family
EPM240 revision H and later
EPM240G revision I and later
EPM570 revision E and later
EPM570G revision F and later
EPM1270 revision I and later
EPM1270G revision J and later
EPM2210 revision E and later
EPM2210G revision F and later
(1)
(2)
EPM1270 Production Devices
EPM1270 Production Devices
EPM1270 Production Devices
EPM1270 Production Devices
EPM1270 Production Devices
EPM1270 Production Devices
Fixed Devices
®
II devices,
Errata Sheet
Preliminary
1

Related parts for EPM240GM100C5N

EPM240GM100C5N Summary of contents

Page 1

... May not operate for V brown- CCINT out conditions at or below 2.1 V. Does not support Serial Vector File (.svf) format programming. Altera Corporation ES-M2EPM1270-1.3 MAX II Device Family Table 1. Affected Devices EPM240 revision F and earlier EPM240G revision G and earlier ...

Page 2

... See the “MAX II Power-up Issue”section for information on distinguishing revision codes. (2) Altera is offering permanent recommendations and workarounds for this issue. (3) This issue is a permanent programming file compatibility restriction. MAX II Power-up The MAX II devices may not power-up and enter user mode correctly for ...

Page 3

... V. This value is near the minimum operating voltage (1. the 1.8-V EPM2210G and EPM1270G devices and can lead to unintended device reset during user-mode operation or a failed in- system programming attempt. I Altera Corporation EPM2210G & EPM1270G Brown-out Voltage Issue Rise Times and V Noise/Dip Free Window (Continued) ...

Page 4

... UFM block does not support program/write or erase operations from the logic array interface Thresholds for Brown-Out Trigger Units 500 mA 300 mA is less than CCINT is less the threshold, you CCINT is less than CCINT Altera Corporation CCINT ...

Page 5

... The OSC output can be ANDed with the OSCENA port in the design to ensure that this port starts clocking when expected after power-up. Altera Corporation UFM block optional oscillator output port can exhibit a single high or low pulse after power-up Optional Schmitt trigger inputs may glitch for falling input signal edge rates greater than 1 µ ...

Page 6

... Right-click and select Locate in Assignment Editor. Double-click the cell under Assignment Name and select Input Delay from Pin to Internal Cells in the drop-down list. Double-click the Value cell to the right of the assignment name just made and enter 1. Click Save (File menu). Altera Corporation ...

Page 7

... V CCIO by pin 4 of the 10-pin header. This affects the voltage level of TCK driving the MAX II device. See the respective Altera download cable data sheet for more information. This issue can be avoided by ensuring that the download cable or third- party programming/JTAG hardware supplies a TCK fall time less than 50 ns when driving the combined load capacitance of the cable, JTAG header, and trace for TCK ...

Page 8

... V CCINT to dip or ring at or below 2.1 V. POR re-trigger voltage for CCINT ) compared to EPM1270 CONFIG . Actual device CC CONFIG for EPM1270 CONFIG POR Trip Voltage During (1) Brown-Out (1) 2.1 V 1.4 V Altera Corporation voltage time Table 5 ...

Page 9

... This brown-out POR trigger voltage rises to 1.55 V during DEV_OE de-assertion or in-system programming. Serial Vector File Support EPM1270 ES devices do not support SVF format for programming. The devices do support POF, Jam, and JBC file formats for programming with the Quartus II software. Altera Corporation EPM1270 ES ES Device Approximate Voltage for SRAM Download Start t CONFIG = 200 µ ...

Page 10

... Copyright © 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U ...

Related keywords