EPM7192EGI160-20 Altera, EPM7192EGI160-20 Datasheet - Page 64

IC MAX 7000 CPLD 192 160-PGA

EPM7192EGI160-20

Manufacturer Part Number
EPM7192EGI160-20
Description
IC MAX 7000 CPLD 192 160-PGA
Manufacturer
Altera
Series
MAX® 7000r
Datasheet

Specifications of EPM7192EGI160-20

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
20.0ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Logic Elements/blocks
12
Number Of Macrocells
192
Number Of Gates
3750
Number Of I /o
124
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
160-PGA
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
12
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-2341

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7192EGI160-20
Manufacturer:
ALTERA
Quantity:
612
Part Number:
EPM7192EGI160-20
Manufacturer:
EDI
Quantity:
780
Part Number:
EPM7192EGI160-20
Manufacturer:
ALTERA
Quantity:
1 672
Part Number:
EPM7192EGI160-20
Manufacturer:
ALTERA
0
MAX 7000 Programmable Logic Device Family Data Sheet
Revision
History
64
The information contained in the MAX 7000 Programmable Logic Device
Family Data Sheet version 6.7 supersedes information published in
previous versions. The following changes were made in the MAX 7000
Programmable Logic Device Family Data Sheet version 6.7:
Version 6.7
The following changes were made in the MAX 7000 Programmable Logic
Device Family Data Sheet version 6.7:
Version 6.6
The following changes were made in the MAX 7000 Programmable Logic
Device Family Data Sheet version 6.6:
Version 6.5
The following changes were made in the MAX 7000 Programmable Logic
Device Family Data Sheet version 6.5:
Version 6.4
The following changes were made in the MAX 7000 Programmable Logic
Device Family Data Sheet version 6.4:
Version 6.3
The following changes were made in the MAX 7000 Programmable Logic
Device Family Data Sheet version 6.3:
Reference to AN 88: Using the Jam Language for ISP & ICR via an
Embedded Processor has been replaced by AN 122: Using Jam STAPL for
ISP & ICR via an Embedded Processor.
Added
Added
“Programming Times” section on page 18.
Updated text on
Added
Updated the
Only)” section on page
Tables 6
“Programming Sequence” section on page 17
Note (5)
“Open-Drain Output Option (MAX 7000S Devices
through 8.
on
page
page
16.
20.
28.
Altera Corporation
and

Related parts for EPM7192EGI160-20