EP1K100FC484-3N Altera, EP1K100FC484-3N Datasheet - Page 37

• Manufacturer Part Number: EP1K100FC484-3N
• Description: IC ACEX 1K FPGA 100K 484-FBGA
• Manufacturer: Altera
• Series: ACEX-1K®r

Specifications of EP1K100FC484-3N

• Number Of Logic Elements/cells: 4992
• Number Of Labs/clbs: 624
• Total Ram Bits: 49152
• Number Of I /o: 333
• Number Of Gates: 257000
• Voltage - Supply: 2.375 V ~ 2.625 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Logic Type: Programmable Logic Device (PLD)
• No. Of I/o's: 333
• Frequency: 180MHz
• Supply Current Max: 25mA
• Operating Temperature Range: 0°C To +70°C
• Logic Case Style: BGA
• No. Of Pins: 484
• Rohs Compliant: Yes
• Clock Management: PLL
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2368; EP1K100FC484-3N

Altera Corporation
Figure 19. Specifications for the Incoming & Generated Clocks
Note:
(1)
The t
period.
I
ClockLock
Generated
Clock
parameter refers to the nominal input clock period; the t
Input
Clock
t
R
For designs that require both a multiplied and non-multiplied clock, the
clock trace on the board can be connected to the GCLK1 pin. In the Altera
software, the GCLK1 pin can feed both the ClockLock and ClockBoost
circuitry in the ACEX 1K device. However, when both circuits are used,
the other clock pin cannot be used.
ClockLock & ClockBoost Timing Parameters
For the ClockLock and ClockBoost circuitry to function properly, the
incoming clock must meet certain requirements. If these specifications are
not met, the circuitry may not lock onto the incoming clock, which
generates an erroneous clock within the device. The clock generated by
the ClockLock and ClockBoost circuitry must also meet certain
specifications. If the incoming clock meets these requirements during
configuration, the ClockLock and ClockBoost circuitry will lock onto the
clock during configuration. The circuit will be ready for use immediately
after configuration.
specifications.
t
OUTDUTY
t
CLK1
t
F
t
INDUTY
t
t
O
O
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 19
t
I +
t
O +
t
INCLKSTB
t
JITTER
shows the incoming and generated clock
O
parameter refers to the nominal output clock
t
Note (1)
O
t
JITTER
t
I +
t
CLKDEV
37
13