EP2C8F256C6 Altera, EP2C8F256C6 Datasheet - Page 27

IC CYCLONE II FPGA 8K 256-FBGA

EP2C8F256C6

Manufacturer Part Number
EP2C8F256C6
Description
IC CYCLONE II FPGA 8K 256-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C8F256C6

Number Of Logic Elements/cells
8256
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
182
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2148

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C8F256C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8F256C6
Manufacturer:
ALTERA
0
Part Number:
EP2C8F256C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C8F256C6N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP2C8F256C6N
Manufacturer:
ALTERA
Quantity:
1 031
Part Number:
EP2C8F256C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8F256C6N
Manufacturer:
ALTERA
0
Part Number:
EP2C8F256C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2C8F256C6N
Quantity:
670
Company:
Part Number:
EP2C8F256C6N
Quantity:
160
Altera Corporation
February 2007
Register
Chain
Local
Interconnect
Direct Link
Interconnect
R4
Interconnect
R24
Interconnect
C4
Interconnect
C16
Interconnect
Table 2–1. Cyclone II Device Routing Scheme (Part 1 of 2)
Source
v
v
v
C16 column interconnects span a length of 16 LABs and provide the
fastest resource for long column connections between LABs, M4K
memory blocks, embedded multipliers, and IOEs. C16 column
interconnects drive to other row and column interconnects at every
fourth LAB. C16 column interconnects drive LAB local interconnects via
C4 and R4 interconnects and do not drive LAB local interconnects
directly. C16 interconnects can drive R24, R4, C16, and C4 interconnects.
Device Routing
All embedded blocks communicate with the logic array similar to
LAB-to-LAB interfaces. Each block (for example, M4K memory,
embedded multiplier, or PLL) connects to row and column interconnects
and has local interconnect regions driven by row and column
interconnects. These blocks also have direct link interconnects for fast
connections to and from a neighboring LAB.
Table 2–1
v
v
v
v
shows the Cyclone II device’s routing scheme.
v
v
v
v
v
v
v
v
Destination
v
v
v
v
v
v
Cyclone II Device Handbook, Volume 1
v
v
Cyclone II Architecture
v
v
2–15
v

Related parts for EP2C8F256C6