EP1C12Q240C8 Altera, EP1C12Q240C8 Datasheet - Page 27

IC CYCLONE FPGA 12K LE 240-PQFP

EP1C12Q240C8

Manufacturer Part Number
EP1C12Q240C8
Description
IC CYCLONE FPGA 12K LE 240-PQFP
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C12Q240C8

Number Of Logic Elements/cells
12060
Number Of Labs/clbs
1206
Total Ram Bits
239616
Number Of I /o
173
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1081

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C12Q240C8
Manufacturer:
ALTERA
Quantity:
67
Part Number:
EP1C12Q240C8
Manufacturer:
XILINX
Quantity:
5
Part Number:
EP1C12Q240C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C12Q240C8
Manufacturer:
ALTERA
0
Part Number:
EP1C12Q240C8
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP1C12Q240C8
Quantity:
12
Part Number:
EP1C12Q240C8(06+)
Manufacturer:
ALTERA
0
Part Number:
EP1C12Q240C8N
Manufacturer:
APTINA
Quantity:
3 000
Part Number:
EP1C12Q240C8N
Manufacturer:
ALTERA
Quantity:
99
Part Number:
EP1C12Q240C8N
Manufacturer:
ALTERA
Quantity:
348
Part Number:
EP1C12Q240C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C12Q240C8N
Manufacturer:
XILINX
0
Part Number:
EP1C12Q240C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C12Q240C8N
0
Figure 2–14. Shift Register Memory Configuration
Altera Corporation
May 2008
w
w
w
w
w × m × n Shift Register
m-Bit Shift Register
m-Bit Shift Register
m-Bit Shift Register
m-Bit Shift Register
register outputs (number of taps n × width w) must be less than the
maximum data width of the M4K RAM block (×36). To create larger shift
registers, multiple memory blocks are cascaded together.
Data is written into each address location at the falling edge of the clock
and read from the address at the rising edge of the clock. The shift register
mode logic automatically controls the positive and negative edge
clocking to shift the data in one clock cycle.
memory block in the shift register mode.
Memory Configuration Sizes
The memory address depths and output widths can be configured as
4,096 × 1, 2,048 × 2, 1,024 × 4, 512 × 8 (or 512 × 9 bits), 256 × 16 (or 256 × 18
bits), and 128 × 32 (or 128 × 36 bits). The 128 × 32- or 36-bit configuration
Figure 2–14
w
w
w
w
Embedded Memory
shows the M4K
n Number
of Taps
Preliminary
2–21

Related parts for EP1C12Q240C8