EPF10K30EQC208-3 Altera, EPF10K30EQC208-3 Datasheet - Page 42

IC FLEX 10KE FPGA 30K 208-PQFP

EPF10K30EQC208-3

Manufacturer Part Number
EPF10K30EQC208-3
Description
IC FLEX 10KE FPGA 30K 208-PQFP
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet

Specifications of EPF10K30EQC208-3

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
24576
Number Of I /o
147
Number Of Gates
119000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1266

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K30EQC208-3
Manufacturer:
ALTERA
Quantity:
12 388
Part Number:
EPF10K30EQC208-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30EQC208-3
Manufacturer:
ALTERA
0
Part Number:
EPF10K30EQC208-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30EQC208-3N
Manufacturer:
ALTERA
0
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
42
PCI Pull-Up Clamping Diode Option
FLEX 10KE devices have a pull-up clamping diode on every I/O,
dedicated input, and dedicated clock pin. PCI clamping diodes clamp the
signal to the V
Clamping diodes can also be used to limit overshoot in other systems.
Clamping diodes are controlled on a pin-by-pin basis. When V
3.3 V, a pin that has the clamping diode option turned on can be driven by
a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When V
that has the clamping diode option turned on can be driven by a 2.5-V
signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can
be activated for a subset of pins, which would allow a device to bridge
between a 3.3-V PCI bus and a 5.0-V device.
Slew-Rate Control
The output buffer in each IOE has an adjustable output slew rate that can
be configured for low-noise or high-speed performance. A slower slew
rate reduces system noise and adds a maximum delay of 4.3 ns. The fast
slew rate should be used for speed-critical outputs in systems that are
adequately protected against noise. Designers can specify the slew rate
pin-by-pin or assign a default slew rate to all pins on a device-wide basis.
The slow slew rate setting affects the falling edge of the output.
Open-Drain Output Option
FLEX 10KE devices provide an optional open-drain output (electrically
equivalent to open-collector output) for each I/O pin. This open-drain
output enables the device to provide system-level control signals (e.g.,
interrupt and write enable signals) that can be asserted by any of several
devices. It can also provide an additional wired-OR plane.
MultiVolt I/O Interface
The FLEX 10KE device architecture supports the MultiVolt I/O interface
feature, which allows FLEX 10KE devices in all packages to interface with
systems of differing supply voltages. These devices have one set of V
pins for internal operation and input buffers (VCCINT), and another set for
I/O output drivers (VCCIO).
CCIO
value and are required for 3.3-V PCI compliance.
CCIO
Altera Corporation
is 2.5 V, a pin
CCIO
is
CC

Related parts for EPF10K30EQC208-3