EP2S30F484C4 Altera, EP2S30F484C4 Datasheet - Page 79

IC STRATIX II FPGA 30K 484-FBGA

EP2S30F484C4

Manufacturer Part Number
EP2S30F484C4
Description
IC STRATIX II FPGA 30K 484-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S30F484C4

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
342
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1106

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S30F484C4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F484C4
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C4K
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C4N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP2S30F484C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F484C4N
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Figure 2–46. Stratix II IOE Structure
Altera Corporation
May 2007
Logic Array
Output B
Output A
Input B
Input A
OE
Output Register
Output Register
The IOEs are located in I/O blocks around the periphery of the Stratix II
device. There are up to four IOEs per row I/O block and four IOEs per
column I/O block. The row I/O blocks drive row, column, or direct link
interconnects. The column I/O blocks drive column interconnects.
Figure 2–47
Figure 2–48
D
D
Q
Q
shows how a row I/O block connects to the logic array.
shows how a column I/O block connects to the logic array.
CLK
OE Register
OE Register
D
D
Q
Q
Stratix II Device Handbook, Volume 1
Input Register
Input Register
D
D
Q
Q
Input Latch
D
ENA
Stratix II Architecture
Q
2–71

Related parts for EP2S30F484C4