EP1S40F780C5 Altera, EP1S40F780C5 Datasheet - Page 69

IC STRATIX FPGA 40K LE 780-FBGA

EP1S40F780C5

Manufacturer Part Number
EP1S40F780C5
Description
IC STRATIX FPGA 40K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S40F780C5

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
615
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1782

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S40F780C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40F780C5
Manufacturer:
XILINX
0
Part Number:
EP1S40F780C5
Manufacturer:
ALTERA
0
Part Number:
EP1S40F780C5
Manufacturer:
ALTERA
Quantity:
10
Part Number:
EP1S40F780C5N
Manufacturer:
ALTERA
Quantity:
16
Part Number:
EP1S40F780C5N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S40F780C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40F780C5N
Manufacturer:
ALTERA
0
Figure 2–30. DSP Block Diagram for 18 × 18-Bit Configuration
Altera Corporation
July 2005
Optional Serial
Shift Register
Outputs to
Next DSP Block
in the Column
Optional Serial Shift Register
Inputs from Previous
DSP Block
D
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
ENA
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
Q
Q
Q
Q
Q
Q
Q
Q
Multiplier Stage
Optional Input Register
Stage with Parallel Input or
Shift Register Configuration
D
ENA
D
ENA
D
ENA
D
ENA
CLRN
CLRN
CLRN
CLRN
Q
Q
Q
Q
Optional Stage Configurable
as Accumulator or Dynamic
Adder/Subtractor
Optional Pipeline
Register Stage
Accumulator
Accumulator
Subtractor/
Subtractor/
Adder/
Adder/
1
2
Summation Stage
for Adding Four
Multipliers Together
Stratix Device Handbook, Volume 1
Summation
Output Selection
Multiplexer
to MultiTrack
Interconnect
Stratix Architecture
Optional Output
Register Stage
2–55

Related parts for EP1S40F780C5