EP3C16F484C6 Altera, EP3C16F484C6 Datasheet - Page 30

IC CYCLONE III FPGA 16K 484FBGA

EP3C16F484C6

Manufacturer Part Number
EP3C16F484C6
Description
IC CYCLONE III FPGA 16K 484FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C16F484C6

Number Of Logic Elements/cells
15408
Number Of Labs/clbs
963
Total Ram Bits
516096
Number Of I /o
346
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200P0037 - BOARD DEV/EDUCATION ALTERA DE0544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2469

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F484C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C16F484C6
Manufacturer:
ALTERA
0
Part Number:
EP3C16F484C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C16F484C6N
Manufacturer:
ALTERA
Quantity:
560
Part Number:
EP3C16F484C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C16F484C6N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP3C16F484C6N
Manufacturer:
ALTERA
0
Part Number:
EP3C16F484C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C16F484C6N
0
1–20
Table 1–27. Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specifications
Table 1–28. Cyclone III Devices Mini-LVDS Transmitter Timing Specifications
Cyclone III Device Handbook, Volume 2
t
t
t
Notes to
(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O banks.
(2) t
f
clock
frequency)
Device
operation in
Mbps
t
TCCS
Output jitter
(peak to
peak)
t
t
t
Notes to
(1) Applicable for true and emulated mini-LVDS transmitter.
(2) True mini-LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated mini-LVDS transmitter is supported
(3) t
RISE
FALL
LOCK
HSC LK
DUTY
RISE
FALL
LOCK
Symbol
Symbol
(2)
(3)
at the output pin of all I/O banks.
LOC K
LOC K
(input
Table
Table
is the time required for the PLL to lock from the end of device configuration.
is the time required for the PLL to lock from the end of device configuration.
1–27:
1–28:
20 – 80%,
C
20 – 80%,
C
20 – 80%,
C
20 – 80%,
C
LOAD
LOAD
LOAD
LOAD
Modes
= 5 pF
= 5 pF
Modes
= 5 pF
= 5 pF
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
Min
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
500
500
Typ
C6
C6
Typ
500
500
Max
Max
200
200
200
200
200
400
400
400
400
400
400
400
200
500
55
1
1
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
Min
C7, I7
C7, I7
500
500
Typ
500
500
Typ
155.5
155.5
155.5
155.5
155.5
(Note 1)
Max
311
311
311
311
311
311
311
200
500
55
1
Max
1
,
(2)
Min
Chapter 1: Cyclone III Device Data Sheet
100
10
10
10
10
10
10
80
70
40
20
10
45
(Note 1)
Min
© January 2010 Altera Corporation
C8, A7
C8, A7
500
500
Typ
500
500
Typ
(Part 2 of 2)
Switching Characteristics
155.5
155.5
155.5
155.5
155.5
Max
311
311
311
311
311
311
311
200
550
Max
55
1
1
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
Unit
ms
ms
ps
ps
ps
ps
ps
ps
%

Related parts for EP3C16F484C6