EP20K60EFC144-3 Altera, EP20K60EFC144-3 Datasheet - Page 43

• Manufacturer Part Number: EP20K60EFC144-3
• Description: IC APEX 20KE FPGA 600K 144-FBGA
• Manufacturer: Altera
• Series: APEX-20K®r

Specifications of EP20K60EFC144-3

• Number Of Logic Elements/cells: 2560
• Number Of Labs/clbs: 2560
• Total Ram Bits: 32768
• Number Of I /o: 93
• Number Of Gates: 162000
• Voltage - Supply: 1.71 V ~ 1.89 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 144-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Figure 28. Column IOE Connection to the Interconnect
Altera Corporation
Any LE or ESB can drive
a column pin through a
row, column, and MegaLAB
interconnect.
An LE or ESB can drive a
pin through a local
interconnect for faster
clock-to-output times.
Row Interconnect
Figure 28
Dedicated Fast I/O Pins
APEX 20KE devices incorporate an enhancement to support bidirectional
pins with high internal fanout such as PCI control signals. These pins are
called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and
replace dedicated inputs. These pins can be used for fast clock, clear, or
high fanout logic signal distribution. They also can drive out. The
Dedicated Fast I/O pin data output and tri-state control are driven by
local interconnect from the adjacent MegaLAB for high speed.
Each IOE can drive column interconnect. In APEX 20KE devices,
IOEs can also drive FastRow interconnect. Each IOE data
and OE signal is driven by local interconnect.
IOE
shows how a column IOE connects to the interconnect.
MegaLAB Interconnect
APEX 20K Programmable Logic Device Family Data Sheet
LAB
IOE
Column Interconnect
43