EP20K200EFC484-3 Altera, EP20K200EFC484-3 Datasheet - Page 114

• Manufacturer Part Number: EP20K200EFC484-3
• Description: IC APEX 20KE FPGA 200K 484-FBGA
• Manufacturer: Altera
• Series: APEX-20K®r

Specifications of EP20K200EFC484-3

• Number Of Logic Elements/cells: 8320
• Number Of Labs/clbs: 832
• Total Ram Bits: 81920
• Number Of I /o: 376
• Number Of Gates: 404000
• Voltage - Supply: 1.71 V ~ 1.89 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Family Name: APEX 20K
• Number Of Usable Gates: 200000
• Number Of Logic Blocks/elements: 8320
• # Registers: 52
• # I/os (max): 376
• Frequency (max): 189MHz
• Process Technology: SRAM
• Operating Supply Voltage (typ): 1.8V
• Logic Cells: 8320
• Ram Bits: 106496
• Device System Gates: 526000
• Operating Supply Voltage (min): 1.71V
• Operating Supply Voltage (max): 1.89V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 544-1099

APEX 20K Programmable Logic Device Family Data Sheet
Device Pin-Outs
114
Configuration device
Passive serial (PS)
Passive parallel asynchronous (PPA)
Passive parallel synchronous (PPS)
JTAG
Table 111. Data Sources for Configuration
Configuration Scheme
f
SRAM configuration elements allow APEX 20K devices to be
reconfigured in-circuit by loading new configuration data into the
device. Real-time reconfiguration is performed by forcing the device
into command mode with a device pin, loading different
configuration data, reinitializing the device, and resuming user-
mode operation. In-field upgrades can be performed by distributing
new configuration files.
Configuration Schemes
The configuration data for an APEX 20K device can be loaded with
one of five configuration schemes (see
of the target application. An EPC2 or EPC16 configuration device,
intelligent controller, or the JTAG port can be used to control the
configuration of an APEX 20K device. When a configuration device
is used, the system can configure automatically at system power-up.
Multiple APEX 20K devices can be configured in any of five
configuration schemes by connecting the configuration enable (nCE)
and configuration enable output (nCEO) pins on each device.
For more information on configuration, see Application Note 116
(Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.)
See the Altera web site (http://www.altera.com) or the Altera Digital
Library for pin-out information
EPC1, EPC2, EPC16 configuration devices
MasterBlaster or ByteBlasterMV download cable or serial data source
Parallel data source
Parallel data source
MasterBlaster or ByteBlasterMV download cable or a microprocessor
with a Jam or JBC File
Data Source
Table
111), chosen on the basis
Altera Corporation