EP1S25F1020I6 Altera, EP1S25F1020I6 Datasheet - Page 47

no-image

EP1S25F1020I6

Manufacturer Part Number
EP1S25F1020I6
Description
IC STRATIX FPGA 25K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S25F1020I6

Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
706
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1020-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
25660
# I/os (max)
706
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP1S25F1020I6
Manufacturer:
MOT
Quantity:
5 510
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S25F1020I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
0
Part Number:
EP1S25F1020I6
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S25F1020I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
0
Part Number:
EP1S25F1020I6N
Manufacturer:
ALTERA
Quantity:
20 000
Figure 2–17. M4K RAM Block Control Signals
Figure 2–18. M4K RAM Block LAB Row Interface
Altera Corporation
July 2005
Dedicated
Row LAB
Clocks
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Direct link
interconnect
to adjacent LAB
Direct link
interconnect
from adjacent LAB
C4 and C8
Interconnects
8
clock_a
M4K RAM Block Local
Interconnect Region
10
clocken_a
renwe_a
Byte enable
Clocks
address
LAB Row Clocks
alcr_a
M4K RAM
Block
datain
alcr_b
dataout
Signals
Control
renwe_b
clocken_b
Stratix Device Handbook, Volume 1
8
clock_b
Stratix Architecture
Direct link
interconnect
to adjacent LAB
Direct link
interconnect
from adjacent LAB
R4 and R8
Interconnects
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
2–33

Related parts for EP1S25F1020I6