EP1S30B956C5 Altera, EP1S30B956C5 Datasheet - Page 203

• Manufacturer Part Number: EP1S30B956C5
• Description: IC STRATIX FPGA 30K LE 956-BGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S30B956C5

• Number Of Logic Elements/cells: 32470
• Number Of Labs/clbs: 3247
• Total Ram Bits: 3317184
• Number Of I /o: 683
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 956-BGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Altera Corporation
January 2006
External Timing Parameters
External timing parameters are specified by device density and speed
grade.
IOE pin timing. All registers are within the IOE.
Figure 4–4. External Timing in Stratix Devices
All external timing parameters reported in this section are defined with
respect to the dedicated clock pin as the starting point. All external I/O
timing parameters shown are for 3.3-V LVTTL I/O standard with the
24-mA current strength and fast slew rate. For external I/O timing using
standards other than LVTTL or for different current strengths, use the I/O
standard input and output delay adders in
Dedicated
Clock
Figure 4–4
shows the pin-to-pin timing model for bidirectional
Output Register
Input Register
OE Register
D
D
D
CLRN
CLRN
CLRN
PRN
PRN
PRN
Q
Q
Q
Stratix Device Handbook, Volume 1
DC & Switching Characteristics
Tables 4–103
Bidirectional
Pin
through 4–108.
t
t
t
t
t
INSU
INH
OUTCO
XZ
ZX
4–33