EP1SGX40GF1020C6N Altera, EP1SGX40GF1020C6N Datasheet - Page 48

no-image

EP1SGX40GF1020C6N

Manufacturer Part Number
EP1SGX40GF1020C6N
Description
IC STRATIX GX FPGA 40K 1020-FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX40GF1020C6N

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
624
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Family Name
Stratix GX
Number Of Logic Blocks/elements
41250
# I/os (max)
624
Frequency (max)
5GHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.5V
Logic Cells
41250
Ram Bits
3423744
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX40GF1020C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX40GF1020C6N
Manufacturer:
ALTERA
0
Part Number:
EP1SGX40GF1020C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Other Transceiver Features
2–38
Stratix GX Device Handbook, Volume 1
rxdigitalreset
rxanalogreset
txdigitalreset
pll_areset
pllenable
Table 2–11. Reset Signal Map to Stratix GX Blocks
Reset Signal
v
v
v
v
v
v
Power-down functions are static, in other words., they are implemented
upon device configuration and programmed, through the Quartus II
software, to static values. Resets can be static as well as dynamic inputs
coming from the logic array or pins.
Voltage Reference Capabilities
Stratix GX transceivers provide voltage reference and bias circuitry. To
set-up internal bias for controlling the transmitter output drivers’ voltage
swing—as well as to provide voltage/current biasing for other analog
circuitry—use the internal bandgap voltage reference at 0.7 V. To provide
bias for internal pull-up PMOS resistors for I/O termination at the serial
interface of receiver and transmitter channels (independent of power
supply drift, process changes, or temperature variation) an external
resistor, which is connected to the external low voltage power supply, is
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
Altera Corporation
v
v
v
v
v
v
June 2006
v
v
v
v
v
v

Related parts for EP1SGX40GF1020C6N