EP1SGX40GF1020C5 Altera, EP1SGX40GF1020C5 Datasheet - Page 108

no-image

EP1SGX40GF1020C5

Manufacturer Part Number
EP1SGX40GF1020C5
Description
IC STRATIX GX FPGA 40K 1020-FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX40GF1020C5

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
624
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX40GF1020C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX40GF1020C5
Manufacturer:
ALTERA
0
Part Number:
EP1SGX40GF1020C5ES
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1SGX40GF1020C5L
Manufacturer:
ALTERA
0
Part Number:
EP1SGX40GF1020C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX40GF1020C5N
Manufacturer:
ALTERA
0
TriMatrix Memory
4–42
Stratix GX Device Handbook, Volume 1
Input/Output Clock Mode
Input/output clock mode can be implemented for both the true and
simple dual-port memory modes. On each of the two ports, A or B, one
clock controls all registers for inputs into the memory block: data input,
wren, and address. The other clock controls the block’s data output
registers. Each memory block port, A or B, also supports independent
clock enables and asynchronous clear signals for input and output
registers.
clock mode.
Figures 4–24
and
4–25
show the memory block in input/output
Altera Corporation
February 2005

Related parts for EP1SGX40GF1020C5