EP2S130F780C4 Altera, EP2S130F780C4 Datasheet - Page 35

• Manufacturer Part Number: EP2S130F780C4
• Description: IC STRATIX II FPGA 130K 780-FBGA
• Manufacturer: Altera
• Series: Stratix® IIr

Specifications of EP2S130F780C4

• Number Of Logic Elements/cells: 132540
• Number Of Labs/clbs: 6627
• Total Ram Bits: 6747840
• Number Of I /o: 534
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Other names: 544-1461

Altera Corporation
May 2007
Shared arithmetic chain
Carry chain
Register chain
Local interconnect
Direct link interconnect
R4 interconnect
R24 interconnect
C4 interconnect
C16 interconnect
ALM
M512 RAM block
M4K RAM block
M-RAM block
DSP blocks
Table 2–2. Stratix II Device Routing Scheme (Part 1 of 2)
Source
C16 column interconnects span a length of 16 LABs and provide the
fastest resource for long column connections between LABs, TriMatrix
memory blocks, DSP blocks, and IOEs. C16 interconnects can cross
M-RAM blocks and also drive to row and column interconnects at every
fourth LAB. C16 interconnects drive LAB local interconnects via C4 and
R4 interconnects and do not drive LAB local interconnects directly.
All embedded blocks communicate with the logic array similar to LAB-
to-LAB interfaces. Each block (that is, TriMatrix memory and DSP blocks)
connects to row and column interconnects and has local interconnect
regions driven by row and column interconnects. These blocks also have
direct link interconnects for fast connections to and from a neighboring
LAB. All blocks are fed by the row LAB clocks, labclk[5..0].
Table 2–2
v v v v v v
shows the Stratix II device’s routing scheme.
v
v
v
v v v
v v v
v v v v
v v
v v v v
v v v v
v
v v v v
Destination
v
v
v
v
v
Stratix II Device Handbook, Volume 1
v
v
v
v v v v v v v
Stratix II Architecture
2–27