EP2S130F1508I4 Altera, EP2S130F1508I4 Datasheet - Page 69

IC STRATIX II FPGA 130K 1508FBGA

EP2S130F1508I4

Manufacturer Part Number
EP2S130F1508I4
Description
IC STRATIX II FPGA 130K 1508FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S130F1508I4

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
1126
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2161

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S130F1508I4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP2S130F1508I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1508I4
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508I4
Manufacturer:
ALTERA
Quantity:
89
Part Number:
EP2S130F1508I4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2S130F1508I4
Quantity:
8
Part Number:
EP2S130F1508I4K
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508I4N
Manufacturer:
ALTERA
Quantity:
650
Part Number:
EP2S130F1508I4N
Manufacturer:
XILINX
0
Part Number:
EP2S130F1508I4N
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1508I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
May 2007
Figure 2–41. Global & Regional Clock Connections from Center Clock Pins &
Fast PLL Outputs
Notes to
(1)
(2)
EP2S15 and EP2S30 devices only have four fast PLLs (1, 2, 3, and 4), but the
connectivity from these four PLLs to the global and regional clock networks
remains the same as shown.
The global or regional clocks in a fast PLL's quadrant can drive the fast PLL input.
The global or regional clock input can be driven by an output from another PLL, a
pin-driven dedicated global or regional clock, or through a clock control block,
provided the clock control block is fed by an output from another PLL or a
pin-driven dedicated global or regional clock. An internally generated global
signal cannot drive the PLL.
Figure
2–41:
Note (1)
Stratix II Device Handbook, Volume 1
Stratix II Architecture
2–61

Related parts for EP2S130F1508I4