101-1055 Rabbit Semiconductor, 101-1055 Datasheet - Page 81

no-image

101-1055

Manufacturer Part Number
101-1055
Description
MODULE RABBIT CORE RCM3375
Manufacturer
Rabbit Semiconductor
Datasheet

Specifications of 101-1055

Module/board Type
MPU Core Module
For Use With/related Products
RCM3375
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Table A-4 lists the delays in gross memory access time at 3.3 V.
The measurements are taken at the 50% points under the following conditions.
• T = -40°C to 85°C, V = V
• Internal clock to nonloaded CLK pin delay ≤ 1 ns @ 85°C/3.0 V
The clock to address output delays are similar, and apply to the following delays.
• T
• T
• T
• T
• T
• T
The data setup time delays are similar for both T
When both the spectrum spreader and the clock doubler are enabled, every other clock
cycle is shortened (sometimes lengthened) by a maximum amount given in the table
above. The shortening takes place by shortening the high part of the clock. If the doubler
is not enabled, then every clock is shortened during the low part of the clock period. The
maximum shortening for a pair of clocks combined is shown in the table.
Technical Note TN227, Interfacing External I/O with Rabbit 2000/3000 Designs, con-
tains suggestions for interfacing I/O devices to the Rabbit 3000 microprocessors.
User’s Manual
Table A-4. Data and Clock Delays VIN ±10%, Temp, -40°C–+85°C (maximum)
adr
CSx
IOCSx
IORD
IOWR
BUFEN
3.3 V
VIN
, the clock to address delay
, the clock to memory chip select delay
, the clock to I/O read strobe delay
, the clock to I/O write strobe delay
, the clock to I/O chip select delay
, the clock to I/O buffer enable delay
Clock to Address Output Delay
30 pF
6
60 pF
(ns)
DD
8
±10%
90 pF
11
Time Delay
setup
Data Setup
(ns)
and T
1
hold
Spectrum Spreader Delay
.
no dbl/dbl
Normal
3/4.5
(ns)
no dbl/dbl
Strong
4.5/9
75

Related parts for 101-1055