MPC8560PX833LB Freescale Semiconductor, MPC8560PX833LB Datasheet - Page 63

IC MPU POWERQUICC III 783-FCPBGA

MPC8560PX833LB

Manufacturer Part Number
MPC8560PX833LB
Description
IC MPU POWERQUICC III 783-FCPBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC8560PX833LB

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
833MHz
Voltage
1.2V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Family Name
MPC85XX
Device Core
PowerQUICC III
Device Core Size
32b
Frequency (max)
833MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2V
Operating Supply Voltage (max)
1.26V
Operating Supply Voltage (min)
1.14V
Operating Temp Range
0C to 105C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
783
Package Type
FCBGA
For Use With
MPC8560ADS-BGA - BOARD APPLICATION DEV 8560
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8560PX833LB
Manufacturer:
MOTOROLA
Quantity:
852
Part Number:
MPC8560PX833LB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8560PX833LB
Manufacturer:
FREESCALE
Quantity:
147
Part Number:
MPC8560PX833LB
Manufacturer:
NXP/恩智浦
Quantity:
20 000
The compliance of driver output signals TD[0:15] and TFRAME with their minimum data valid window
(DV) specification shall be determined by generating an eye pattern for each of the data signals and
comparing the eye pattern of each data signal with the RapidIO transmit mask shown in
value of X2 used to construct the mask shall be (1 – DV
window specification if the transmit mask can be positioned on the signal’s eye pattern such that the eye
pattern falls entirely within the unshaded portion of the mask.
Freescale Semiconductor
Differential output high voltage
Differential output low voltage
Duty cycle
V
differential signal swing
V
differential signal swing
Data valid
Skew of any two data outputs
Skew of single data outputs to associated clock
Notes:
1. See
2. Requires ±100 ppm long term frequency stability.
3. Measured at V
4. Measured using the RapidIO transmit mask shown in
5. See
6. Guaranteed by design.
OD
OD
rise time, 20%–80% of peak to peak
fall time, 20%–80% of peak to peak
Figure
Figure
44.
49.
Table 50. RapidIO Driver AC Timing Specifications—1 Gbps Data Rate
Characteristic
OD
= 0 V.
V
V
V
V
OHDmax
MPC8560 Integrated Processor Hardware Specifications, Rev. 5
OLDmax
OHDmin
OLDmin
0
0
Figure 44. RapidIO Transmit Mask
X2
t
SKEW,PAIR
Symbol
t
V
V
t
t
DPAIR
Figure
FALL
RISE
DC
DV
OHD
OLD
Time (UI)
min
DV
44.
)/2. A signal is compliant with the data valid
–540
–100
Min
200
100
100
575
48
1–X2
Range
–200
Max
540
100
100
52
1
Unit
mV
mV
ps
ps
ps
ps
ps
%
Figure
Notes
2, 6
3, 6
4, 6
5, 6
44. The
1
1
6
6
RapidIO
63

Related parts for MPC8560PX833LB