S80C188XL25 Intel, S80C188XL25 Datasheet - Page 8

• Manufacturer Part Number: S80C188XL25
• Description: IC MPU 16-BIT 5V 25MHZ 80-MQFP
• Manufacturer: Intel

Specifications of S80C188XL25

• Rohs Status: RoHS non-compliant
• Processor Type: 80C188
• Features: XL suffix, 16-Bit
• Speed: 25MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 80-MQFP, 80-PQFP
• Other names: 808831

80C186XL 80C188XL
PACKAGE INFORMATION
This section describes the pin functions pinout and
thermal characteristics for the 80C186XL in the
Quad Flat Pack (QFP) Plastic Leaded Chip Carrier
(PLCC) Leadless Chip Carrier (LCC) and the Shrink
Quad Flat Pack (SQFP) For complete package
specifications and information see the Intel Packag-
ing Outlines and Dimensions Guide (Order Number
231369)
Pin Descriptions
Each pin or logical set of pins is described in Table
3 There are four columns for each entry in the Pin
Description Table The following sections describe
each column
Column 1 Pin Name
Column 2 Pin Type
Column 3 Input Type (for I and I O types only)
8
In this column is a mnemonic that de-
scribes the pin function Negation of the
signal name (i e
the signal is active low
A pin may be either power (P) ground
(G) input only (I) output only (O) or in-
put output (I O) Please note that some
pins have more than one function
These are two different types of input
pins on the 80C186XL asynchronous
and synchronous Asynchronous pins
require that setup and hold times be met
only to guarantee recognition Synchro-
nous input pins require that the setup
and hold times be met to guarantee
RESIN) implies that
Column 4 Output States (for O and I O types
The legend for interpreting the information in the Pin
Descriptions is shown in Table 2
As an example please refer to the table entry for
AD7 0 The ‘‘I O’’ signifies that the pins are bidirec-
tional (i e have both an input and output function)
The ‘‘S’’ indicates that as an input the signal must
be synchronized to CLKOUT for proper operation
The ‘‘H(Z)’’ indicates that these pins will float while
the processor is in the Hold Acknowledge state
R(Z) indicates that these pins will float while RESIN
is low
All pins float while the processor is in the ONCE
Mode (with the exception of X2)
proper operation Stated simply missing
a setup or hold on an asynchronous pin
will result in something minor (i e a tim-
er count will be missed) whereas miss-
ing a setup or hold on a synchronous pin
result in system failure (the system will
‘‘lock up’’)
An input pin may also be edge or level
sensitive
only)
The state of an output or I O pin is de-
pendent on the operating mode of the
device There are four modes of opera-
tion that are different from normal active
mode Bus Hold Reset Idle Mode Pow-
erdown Mode This column describes
the output pin state in each of these
modes