MPC850DSLZQ50BU Freescale Semiconductor, MPC850DSLZQ50BU Datasheet - Page 31

IC MPU PWRQUICC 50MHZ 256-PBGA

MPC850DSLZQ50BU

Manufacturer Part Number
MPC850DSLZQ50BU
Description
IC MPU PWRQUICC 50MHZ 256-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC850DSLZQ50BU

Processor Type
MPC8xx PowerQUICC 32-Bit
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-PBGA
Family Name
MPC8xx
Device Core
PowerQUICC
Device Core Size
32b
Frequency (max)
50MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Supply Voltage (max)
3.465V
Operating Supply Voltage (min)
3.135V
Operating Temp Range
0C to 95C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC850DSLZQ50BU
Quantity:
2
Part Number:
MPC850DSLZQ50BU
Manufacturer:
FREESCAL
Quantity:
364
Part Number:
MPC850DSLZQ50BU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC850DSLZQ50BU
Manufacturer:
FREESCALE
Quantity:
20 000
Table 7
Figure 22
Figure 23
Freescale Semiconductor
1
The timings I41, I42, and I43 are specified to allow the correct function of the IRQ lines detection circuitry, and has no
Num
level sensitive. The IRQ lines are synchronized internally and do not have to be asserted or negated with reference
to the CLKOUT.
direct relation with the total system interrupt latency that the MPC850 is able to support
The timings I39 and I40 describe the testing conditions under which the IRQ lines are tested when being defined as
I39
I40
I41
I42
I43
provides interrupt timing for the MPC850.
CLKOUT
CLKOUT
MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2
provides the interrupt detection timing for the external level-sensitive lines.
provides the interrupt detection timing for the external edge-sensitive lines.
IRQx valid to CLKOUT rising edge (set up time)
IRQx hold time after CLKOUT.
IRQx pulse width low
IRQx pulse width high
IRQx edge-to-edge time
IRQx
IRQx
Figure 22. Interrupt Detection Timing for External Level Sensitive Lines
Figure 23. Interrupt Detection Timing for External Edge Sensitive Lines
Characteristic
1
Table 7. Interrupt Timing
I39
I39
I43
I41
80.00
6.00
2.00
3.00
3.00
Min
50 MHz
I40
Max
I43
121.0
6.00
2.00
3.00
3.00
Min
66MHz
I42
Max
100.0
6.00
2.00
3.00
3.00
Min
80 MHz
Max
Bus Signal Timing
Unit
ns
ns
ns
ns
ns
31

Related parts for MPC850DSLZQ50BU