MC68EN302CAG20BT Freescale Semiconductor, MC68EN302CAG20BT Datasheet - Page 2

• Manufacturer Part Number: MC68EN302CAG20BT
• Description: IC MPU NETWORK 20MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor

Specifications of MC68EN302CAG20BT

• Processor Type: M683xx 32-Bit
• Speed: 20MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 144-LQFP
• Family Name: M68000
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 20MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 5V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Compliant

The following features are incorporated into the MC68EN302 device:
The Ethernet controller consists of a Ethernet protocol core, transmit and receive FIFOs, and a 16-bit wide
data/control interface to a 68000 bus (refer to Figure 2). The Ethernet protocol core (EPC) provides
compatibility with the IEEE 802.3 Ethernet standard. The transmit and receive FIFOs allow automatic handling
of collisions and collision fragments by the EPC, and they also provide for bus latency that can be encountered
by the DMA channels. Separate DMA channels are used for transmit and receive data paths. A dual-port RAM
is used for the on-chip buffer descriptors. A buffer descriptor control (BDC) block updates the buffer
descriptors. Control status registers are used for direct control of all of the blocks in the Ethernet controller.
ETHERNET FEATURES
• Full Complement of Existing Three SCC’s Plus Ethernet Channel
• Ethernet Channel Fully Compliant with IEEE 802.3 Specification.
• Supports Data Rates up to 10 Mbps.
• Supports the “68302” Style Programming Model.
• On-Chip Descriptors Lower Processor Bus Bandwidth Requirements.
• Separate 128 Byte FIFOs for Transmit and Receive.
• Automatic Internal Retransmission (which Frees the Processor Bus).
• Automatic Internal Flushing of Receive FIFO During Collisions (which Frees the Processor Bus).
• Dynamic Bus Sizing Support for 8-Bit Devices
• Glueless Dynamic RAM Controller without External Bus Master
• Address Muxing Support for External Bus Masters Using DRAM Controller
• Fully IEEE 1149.1 JTAG Compliant
• 144 TQFP Package for Up to 25 MHz
• Does Not Affect Performance of Existing SCCs
• 802.3 MAC Layer Support
• Compatible with 68160 EEST (Twisted Pair/AUI)
• Two Dedicated Ethernet DMA channels, Transmit and Receive
• Full-Duplex (Switched) Ethernet Support
• Up to 10 Mb/s Operation (20 Mb/s Full-Duplex)
• 128-Byte FIFO on both Transmit and Receive
• No CPU or Bus Overhead Required on Rx or Tx Frame Collisions
• 64 entry CAM with Hash Option
• 128 internal Buffer Descriptors
• Performs Framing Functions
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68EN302 PRODUCT INFORMATION
ETHERNET CONTROLLER
Go to: www.freescale.com
FEATURE LIST