MC68HC000FN16 Freescale Semiconductor, MC68HC000FN16 Datasheet - Page 73

no-image

MC68HC000FN16

Manufacturer Part Number
MC68HC000FN16
Description
IC MPU 32BIT 16MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68HC000FN16

Processor Type
M680x0 32-Bit
Speed
16MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC000FN16
Manufacturer:
INTERSIL
Quantity:
3 001
Part Number:
MC68HC000FN16
Manufacturer:
MOT
Quantity:
5 704
Part Number:
MC68HC000FN16
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC000FN16
Quantity:
1 967
Part Number:
MC68HC000FN16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC000FN16
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC000FN16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC000FN16R
Manufacturer:
FREESCALE
Quantity:
12 388
Part Number:
MC68HC000FN16R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
The processor terminates the bus cycle, then puts the address and data lines in the high-
impedance state. The processor remains in this state until HALT is negated. Then the
processor retries the preceding cycle using the same function codes, address, and data
(for a write operation). BERR should be negated at least one clock cycle before HALT is
negated.
5.4.3 Halt Operation (
HALT performs a halt/run/single-step operation similar to the halt operation of an
MC68000. When HALT is asserted by an external device, the processor halts and remains
halted as long as the signal remains asserted, as shown in Figure 5-29.
MOTOROLA
FC2–FC0
D0–D15
DTACK
A23–A1
BERR
HALT
UDS
R/W
CLK
LDS
AS
To guarantee that the entire read-modify-write cycle runs
correctly and that the write portion of the operation is
performed without negating the address strobe, the processor
does not retry a read-modify-write cycle. When a bus error
occurs during a read-modify-write operation, a bus error
operation is performed whether or not HALT is asserted.
S0
Figure 5-28. Delayed Retry Bus Cycle Timing Diagram
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
S2
Freescale Semiconductor, Inc.
READ
S4
For More Information On This Product,
HALT)
S6
Go to: www.freescale.com
NOTE
HALT
S0
S2
RETRY
S4
S6
5- 27

Related parts for MC68HC000FN16