MC68020RC25E Freescale Semiconductor, MC68020RC25E Datasheet - Page 191

• Manufacturer Part Number: MC68020RC25E
• Description: IC MICROPROC 32-BIT 25MHZ 114PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68020RC25E

• Processor Type: M680x0 32-Bit
• Speed: 25MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 114-PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Other names: Q1165253

The DR bit specifies the direction of the operand transfer. DR = 0 requests a transfer from
the main processor to the coprocessor, and DR = 1 specifies a transfer from the
coprocessor to the main processor.
If the effective addressing mode specifies the predecrement mode, the address register
used is decremented by the size of the operand before the transfer. The bytes within the
operand are then transferred to or from ascending addresses beginning with the location
specified by the decremented address register. In this mode, if A7 is used as the address
register and the operand length is one byte, A7 is decremented by two to maintain a word-
aligned stack.
For the postincrement effective addressing mode, the address register used is
incremented by the size of the operand after the transfer. The bytes within the operand
are transferred to or from ascending addresses beginning with the location specified by
the address register. In this mode, if A7 is used as the address register and the operand
length is one byte, A7 is incremented by two after the transfer to maintain a word-aligned
stack. Transferring odd length operands longer than one byte using the –(A7) or (A7)+
addressing modes can result in a stack pointer that is not word aligned.
The processor repeats the effective address calculation each time this primitive is issued
during the execution of a given instruction. The calculation uses the current contents of
any required address and data registers. The instruction must include a set of effective
address extension words for each repetition of a calculation that requires them. The
processor locates these words at the current scanPC location and increments the scanPC
by two for each word referenced in the instruction stream.
The MC68020/EC020 sign-extends a byte or word-sized operand to a long-word value
when it is transferred to an address register (A7–A0) using this primitive with the register
direct effective addressing mode. A byte or word-sized operand transferred to a data
register (D7–D0) only overwrites the lower byte or word of the data register.
7.4.10 Write to Previously Evaluated Effective Address Primitive
The write to previously evaluated effective address primitive transfers an operand from the
coprocessor to a previously evaluated effective address. This primitive applies to general
category instructions. If the coprocessor uses this primitive during the execution of a
conditional category instruction, the main processor initiates protocol violation exception
processing. Figure 7-30 shows the format of the write to previously evaluated effective
address primitive.
7-38
Figure 7-30. Write to Previously Evaluated Effective Address Primitive Format
15
CA
PC
14
13
1
12
0
Freescale Semiconductor, Inc.
For More Information On This Product,
11
0
10
0
M68020 USER’S MANUAL
Go to: www.freescale.com
9
0
8
0
7
LENGTH
MOTOROLA
0