CS8952-IQZ Cirrus Logic Inc, CS8952-IQZ Datasheet - Page 54

IC TXRX 100/10 PHY 100TQFP

CS8952-IQZ

Manufacturer Part Number
CS8952-IQZ
Description
IC TXRX 100/10 PHY 100TQFP
Manufacturer
Cirrus Logic Inc
Type
Transceiverr
Datasheet

Specifications of CS8952-IQZ

Package / Case
100-TQFP, 100-VQFP
Protocol
MII
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Product
Ethernet Transceivers
Number Of Transceivers
1
Standard Supported
100BASE-FX or 100BASE-TX or 10BASE-T
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
6 V
Supply Voltage (min)
- 0.3 V
Supply Current (max)
+/- 10 mA
Maximum Operating Temperature
+ 70 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1208

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8952-IQZ
Manufacturer:
CIRRUS
Quantity:
560
Part Number:
CS8952-IQZ
Manufacturer:
CIRRUS
Quantity:
70
Part Number:
CS8952-IQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS8952-IQZ
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS8952-IQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
DS206F1
3
2
1
0
BIT
Rx Disable
LED1 Mode
LED4 Mode
Digital Reset
NAME
Read/Write 0
Read/Write 0
Read/Write 0
Read/Write 0
TYPE
RESET
packets pass through the receiver. The link will
remain established and, if operating at 100 Mb/s, the
descrambler will remain locked. When clear, the
receiver is enabled.
If Rx Disable is set while a packet is being received,
reception is completed and no subsequent receive
packets are allowed until Rx Disable is cleared again.
Also, if Rx Disable is cleared while a packet is being
received, the receiver will remain disabled until the
end of the incoming packet. This prevents fragments
from being sent to the MAC.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit of
the 10BASE-T Configuration Register (address 1Ch)
is set.
This bit defines the mode of Pin LED1. When this bit
is set, pin LED1 indicates Carrier Integrity Monitor
status as determined by the CIM Status bit in the Self
Status Register (address 19h). When this bit is clear,
LED1 indicates 10 Mb/s or 100 Mb/s transmission
activity.
This bit defines the mode of Pin LED4. When this bit
is set, pin LED4 indicates full duplex mode for
10 Mb/s or 100 Mb/s. When this bit is clear, LED4
indicates Polarity in 10 Mb/s mode or full-duplex in
100 Mb/s mode.
When set, this bit will reset all digital logic and regis-
ters to their initial values. The analog circuitry will not
be affected.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit of
the 10BASE-T Configuration Register (address 1Ch)
is set.
When set, the receiver is disabled and no incoming
DESCRIPTION
CS8952
54

Related parts for CS8952-IQZ