MC68160AFB Freescale Semiconductor, MC68160AFB Datasheet - Page 4

• Manufacturer Part Number: MC68160AFB
• Description: IC ETHERNET TRANSRECEIVR 52-LQFP
• Manufacturer: Freescale Semiconductor
• Type: Transceiverr

Specifications of MC68160AFB

• Number Of Drivers/receivers: 1/1
• Protocol: AUI/TP
• Voltage - Supply: 4.75 V ~ 5.25 V
• Mounting Type: Surface Mount
• Package / Case: 52-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

CONTROLLER INTERFACE
AUI INTERFACE
TWISTED PAIR INTERFACE
NOTE:
4
Pin(s)
48
49
50
51
52
21
22
23
24
25
26
31
32
36
37
1
2
The sense of the controller interface pins will change, depending on the controller selected.
Symbol
TPRX+
TPRX–
TPTX–
TPTX+
RENA
TENA
RCLK
CLSN
ACX–
ACX+
ARX–
ARX+
TCLK
ATX+
ATX–
RX
TX
TTL/CMOS
TTL/CMOS
TTL/CMOS
TTL/CMOS
TTL/CMO
Type
TTL
TTL
O
O
O
O
O
O
O
I
I
I
I
I
Receive Enable Output: Indication of the presence of network activity, synchronous to
RCLK. In the standby mode, RENA is driven to the high impedance state.
Receive Data Output: Recovered data, synchronous to RCLK. Following a reset operation,
100 ms should be allowed before attempting to read data processed by the MC68160A, B
and C. This delay is needed to insure that the receive phase locked loop is properly
synchronized with incoming data. In the standby mode, RX is driven to the high impedance
state.
Transmit Clock Output CMOS/TTL Output: TCLK provides a symmetrical clock signal at
10 MHz for reference timing of data to be encoded. In the standby mode, TCLK is driven to
the high impedance state.
Transmit Enable Input: Input signal synchronous to TCLK which enables data transmission
on the active port. An internal pull–down resistor is provided so that the input is low under no
connect conditions. (This resistor is removed in the standby mode). If TENA is asserted at
the conclusion of a reset operation, it must first be deasserted and then reasserted before
data transmission can occur. In the standby mode, TENA is driven to the high impedance
state.
Receive Clock Output: Recovered clock. In the standby mode, RCLK is driven to the high
impedance state.
Collision Output: In the AUI mode, indicates the presence of signals at the ACX+ and
ACX– terminals which meet threshold and pulse width requirements. In the TP mode,
indicates simultaneous transmit and receive activity, a heartbeat (SQE Test) signal was
generated, or the jabber timer has expired. In the standby mode, CLSN is driven to the high
impedance state.
Transmit Data Input: Input signal synchronous to TCLK which provides NRZ serial data to
be Manchester encoded. In the standby mode, TX is driven to the high impedance state.
AUI Differential Collision Inputs: These inputs are connected to a pair of internally biased
line receivers consisting of a carrier detect receiver with offset threshold and noise filtering to
detect the line activity. Signals at ACX+/– have no effect on data path functions.
AUI Differential Receiver Inputs: These inputs are connected to a pair of internally biased
line receivers consisting of a carrier detect receiver with offset threshold and noise filtering to
detect the line activity, and a data receiver with no offset for Manchester Data reception.
AUI Differential Transmit Outputs : This line pair is intended to operate into terminated
transmission lines. For TX signals meeting setup and hold time to TCLK when TENA is
previously asserted, Manchester encoded data is outputted at ATX+/–. When operating into a
78
IEEE–802.3 drop cables. When the 10BASE–T port is automatically or manually selected,
the AUI outputs are driven to a low power standby state in which the outputs deliver a
balanced high state voltage.
Twisted Pair Differential Receiver Inputs: These inputs are connected to a receiver with
Smart Squelch capability which only allows differential receive data to pass as long as the
input amplitude is greater than a minimum signal threshold level and a specific pulse
sequence is received. This assures a good signal to noise ratio while the signal pair is active
by preventing crosstalk and impulse noise conditions from activating the receive function.
Twisted Pair Differential Transmitter Outputs: These lines have pre–distortion drive
capability and are intended to drive terminated twisted pair transmission lines. When the AUI
port is manually selected, the 10BASE–T outputs are driven to a low power standby state in
which the outputs deliver a balanced high state voltage. However, when the AUI port is
automatically selected, the 10BASE–T outputs remain active.
Table 1. Pin Function Descriptiont
terminated transmission line, signaling meets the required output levels and skew for
MC68160A
Name/Function
MOTOROLA ANALOG IC DEVICE DATA