AD1892JRRL Analog Devices Inc, AD1892JRRL Datasheet - Page 14

IC SAMPLE CONV W/RX 20BIT 28SOIC

AD1892JRRL

Manufacturer Part Number
AD1892JRRL
Description
IC SAMPLE CONV W/RX 20BIT 28SOIC
Manufacturer
Analog Devices Inc
Type
Sample Rate Converterr
Datasheet

Specifications of AD1892JRRL

Rohs Status
RoHS non-compliant
Applications
Players, Recorders
Voltage - Supply, Digital
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Package / Case
28-SOIC (7.5mm Width)
Voltage - Supply, Analog
-
CONTROL/STATUS REGISTER ARCHITECTURE
The AD1892 includes two byte-wide control registers, two
byte-wide status registers, four Channel Status registers and ten
AD1892
The bit map of the status registers in consumer mode are shown
below in Figure 22.
ADDRESS
ADDRESS
00 0000
00 0001
ADDRESS
00 0000
00 0001
00 0010
00 0011
00 0100
00 0101
00 0110
00 0111
00 1000
00 1001
00 1010
00 1011
00 1100
00 1101
00 1110
00 1111
00 0000
00 0001
GENERATION
FRAME (Q97)
RESERVED
ABSOLUTE
RESERVED
ABSOLUTE
NO PHASE
ABSOLUTE
CHANNEL
ADDRESS
START ID
NUMBER
NUMBER
SECOND
SECOND
STATUS
MINUTE
RESERVED
1 = MUTE DIGITAL AUDIO OUTPUT
0 = NORMAL OPERATION (DEFAULT)
TRACK
MINUTE
FRAME
MODE
INDEX
ZERO
MUTE
LOCK
DAT
D7
D7
MUTE
D7
D7
CH. STATUS
CRC ERROR
Q-CHANNEL
CRC ERROR
CATEGORY
ABSOLUTE
RESERVED
ABSOLUTE
ABSOLUTE
ADDRESS
RESERVED
CHANNEL
NUMBER
SECOND
NUMBER
SECOND
MINUTE
TRACK
FRAME
MINUTE
FRAME
RESERVED
STEREO/
MODE
ZERO
CODE
INDEX
1 = MONO ((L+ R)/2) ON BOTH LEFT AND RIGHT CHANNELS
0 = NORMAL STEREO OPERATION (DEFAULT)
STEREO/
MONO
D6
MONO
D6
D6
D6
PRE-EMPHASIS
(MIRRORS PIN)
BLOCK START
Q-CHANNEL
ACCURACY
CATEGORY
INTERRUPT
ABSOLUTE
ABSOLUTE
ABSOLUTE
CHANNEL
ADDRESS
NUMBER
NUMBER
SECOND
SECOND
DATA WIDTH
DATA WIDTH
MINUTE
MINUTE
CLOCK
TRACK
FRAME
RESERVED
FRAME
RESERVED
INDEX
CODE
ZERO
1 = 16-BIT
0 = 20-BIT (DEFAULT)
OUTPUT
OUTPUT
D5
Figure 22. Status Registers—Consumer Mode
D5
D5
D5
Figure 21. Control Register Bit Definitions
STATUS BUFFER – 16 BYTES
PRE-EMPHASIS
CONTROL BUFFER – 2 BYTES
(MIRRORS PIN)
RESET TO 0
CATEGORY
ACCURACY
ABSOLUTE
ABSOLUTE
DATA FORMAT
RESERVED
ABSOLUTE
CHANNEL
ADDRESS
NUMBER
NUMBER
SECOND
SECOND
MINUTE
MINUTE
FRAME
ERROR
TRACK
Figure 20. Control Registers
RESERVED
CLOCK
INDEX
FRAME
DATA WIDTH
ZERO
CODE
OUTPUT
RESERVED
D4
OUTPUT
D4
D4
D4
STATUS CHANGE
PRE-EMPHASIS
FREQUENCY
RESET TO 0
CATEGORY
RESERVED
ABSOLUTE
ABSOLUTE
ABSOLUTE
DATA FORMAT
CHANNEL
CONTROL
NUMBER
SOURCE
NUMBER
SECOND
SAMPLE
MINUTE
SECOND
MINUTE
TRACK
FRAME
FRAME
RESERVED
INDEX
ZERO
CODE
DATA WIDTH
OUTPUT
D3
00 = I 2 S COMPATIBLE (DEFAULT)
01 = LEFT JUSTIFIED
10 = RIGHT JUSTIFIED
11 = RESERVED
RESERVED
–14–
OUTPUT
D3
D3
D3
Q-Channel subcode registers. The bit map of the Control Reg-
isters are shown below in Figures 20 through 23.
CHANNEL STATUS
FREQUENCY
COPYRIGHT
RESET TO 0
CATEGORY
ABSOLUTE
ABSOLUTE
RESERVED
ABSOLUTE
CONTROL
VALIDITY
NUMBER
NUMBER
SECOND
SOURCE
SECOND
CHANNEL STATUS
1 = CHANNEL STATUS INFORMATION FROM LEFT CHANNEL OUTPUT
0 = CHANNEL STATUS INFORMATION FROM RIGHT CHANNEL OUTPUT
SAMPLE
MINUTE
MINUTE
LEFT/RIGHT
ERROR
FRAME
TRACK
FRAME
COPY/
INDEX
ZERO
1 = PROPERLY DITHER OUTPUT DATA TO SELECTED WIDTH
0 = NO DITHER (DEFAULT)
CODE
D2
DITHER
LEFT/RIGHT
ON CA THROUGH CE AND CON/PRO
ON CA THROUGH CE AND CON/PRO (DEFAULT)
D2
D2
DITHER
D2
FREQUENCY
RESET TO 0
NON-AUDIO
RESERVED
CATEGORY
ABSOLUTE
ABSOLUTE
ABSOLUTE
USER/CHANNEL
CONTROL
NUMBER
NUMBER
SOURCE
SAMPLE
SECOND
SECOND
MINUTE
FRAME
MINUTE
FREQUENCY
PARITY
ERROR
AUDIO/
TRACK
FRAME
INDEX
STATUS BIT
1 = OUTPUT CHANNEL STATUS BIT ON U/CBIT PIN
0 = OUTPUT USER BIT ON U/CBIT PIN (DEFAULT)
CODE
ZERO
1 = 32 TIMES F S
0 = 64 TIMES F S (DEFAULT)
D1
USER/CHANNEL
BCLK
FREQUENCY
STATUS BIT
D1
D1
BCLK
D1
RESET TO 0
FREQUENCY
RESERVED
VIOLATION
ABSOLUTE
ABSOLUTE
ABSOLUTE
CATEGORY
PRO/CON
SOURCE
NUMBER
NUMBER
SECOND
CONTROL
POWER-DOWN/
SAMPLE
SECOND
ASRC BYPASS
CODING
TRACK
FRAME
MINUTE
MINUTE
ZERO
FRAME
INDEX
1 = POWER DOWN (STOP CLOCKS) AND RESET
0 = NORMAL OPERATION (DEFAULT)
1 = RATE CONVERSION BYPASS
0 = NO RATE CONVERSION BYPASS (DEFAULT)
CODE
D0
(Q2)
RESET
POWER-DOWN/
D0
D0
BYPASS
RESET
ASRC
D0
STATUS REGISTER 0
STATUS REGISTER 1
CHANNEL STATUS BYTE 0
CHANNEL STATUS BYTE 1
CHANNEL STATUS BYTE 2
CHANNEL STATUS BYTE 3
Q-CHANNEL SUBCODE BYTE 0
Q-CHANNEL SUBCODE BYTE 1
Q-CHANNEL SUBCODE BYTE 2
Q-CHANNEL SUBCODE BYTE 3
Q-CHANNEL SUBCODE BYTE 4
Q-CHANNEL SUBCODE BYTE 5
Q-CHANNEL SUBCODE BYTE 6
Q-CHANNEL SUBCODE BYTE 7
Q-CHANNEL SUBCODE BYTE 8
Q-CHANNEL SUBCODE BYTE 9
CONTROL REGISTER 0
CONTROL REGISTER 1
CONTROL REGISTER 0
CONTROL REGISTER 1
REV. 0

Related parts for AD1892JRRL