CY62148VLL-70SI Cypress Semiconductor Corp, CY62148VLL-70SI Datasheet

no-image

CY62148VLL-70SI

Manufacturer Part Number
CY62148VLL-70SI
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY62148VLL-70SI

Density
4Mb
Access Time (max)
70ns
Package Type
SOIC
Operating Temp Range
-40C to 85C
Supply Current
15mA
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
32
Word Size
8b
Lead Free Status / Rohs Status
Not Compliant
Cypress Semiconductor Corporation
Document #: 38-05070 Rev. *A
Features
Functional Description
The CY62148V is a high-performance CMOS static RAM
organized as 512K words by eight bits. This device features
advanced circuit design to provide ultra-low active current.
This is ideal for providing More Battery Life
portable applications such as cellular telephones. The device
Logic Block Diagram
Note:
• Wide voltage range: 2.7V–3.6V
• Ultra low active power
• Low standby power
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
• CMOS for optimum speed/power
• Package available in a 32 pin TSOPII and a 32-pin SOIC
1.
package
For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
[1]
CE
WE
OE
A
A
A
A
A
A
A
A
A
A
1
2
3
4
5
0
6
7
8
9
3901 North First Street
(MoBL ) in
Data in Drivers
DECODER
COLUMN
ARRAY
512K x 8
POWER
DOWN
also has an automatic power-down feature that significantly
reduces power consumption by 99% when addresses are not
toggling. The device can be put into standby mode when
deselected (CE HIGH).
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O
pins (I/O
specified on the address pins (A
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the I/O pins.
The eight input/output pins (I/O
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE LOW and WE LOW).
4M (512K x 8) Static RAM
0
San Jose
through I/O
7
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
) is then written into the location
0
1
2
3
4
5
6
7
CA 95134
0
CY62148V MoBL
0
through I/O
through A
Revised August 27, 2002
18
7
) are placed in a
).
408-943-2600
[+] Feedback

Related parts for CY62148VLL-70SI

CY62148VLL-70SI Summary of contents

Page 1

... OE Note: 1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com. Cypress Semiconductor Corporation Document #: 38-05070 Rev (512K x 8) Static RAM also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling ...

Page 2

... Power Applied............................................... 55°C to +125°C Supply Voltage to Ground Potential ............... –0.5V to +4.6V DC Voltage Applied to Outputs [2] in High-Z State ....................................–0. Product Portfolio V Range (V) CC Product Min. Typ. CY62148VLL 2.7 3.0 Electrical Characteristics Over the Operating Range Parameter Description V Output HIGH Voltage Output LOW Voltage ...

Page 3

Capacitance Parameter Description C Input Capacitance IN C Output Capacitance OUT Thermal Resistance Parameter Description [4] Thermal Resistance JA (Junction to Ambient) [4] Thermal Resistance JC (Junction to Case) AC Test Loads and Waveforms OUTPUT 50 ...

Page 4

Switching Characteristics Over the Operating Range Parameter Read Cycle t Read Cycle Time RC t Address to Data Valid AA t Data Hold from Address Change OHA t CE LOW to Data Valid ACE t OE LOW to Data Valid ...

Page 5

Switching Waveforms (continued) [12, 13] Read Cycle No ACE OE t LZOE HIGH IMPEDANCE DATA OUT t LZCE SUPPLY CURRENT [9, 14, 15] Write Cycle No. 1 (WE Controlled) ADDRESS ...

Page 6

Switching Waveforms (continued) Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS DATA I/O NOTE 16 t HZWE Typical DC and AC Characteristics Normalized Operating Current vs. Supply Voltage 1.4 1.2 1.0 0.8 0.6 0.4 0.2 ...

Page 7

... L Data Out Data High-Z Ordering Information Speed (ns) Ordering Code 70 CY62148VLL-70ZI CY62148VLL-70SI Package Diagrams Document #: 38-05070 Rev. *A Mode Deselect/Power-down Read Write Output Disabled Package Name Package Type ZS32 32-lead TSOPII S34 32-lead 450-mil. molded SOIC 32-Lead (450-mil) Molded SOIC S34 CY62148V MoBL ...

Page 8

... Document #: 38-05070 Rev. *A © Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...

Page 9

Document Title: CY62148V MoBL 4M (512K x 8) Static RAM Document Number: 38-05070 Orig. of REV. ECN NO. Issue Date Change ** 107263 09/15/01 *A 116515 09/04/02 Document #: 38-05070 Rev. *A Description of Change SZV Changed from Spec number: ...

Related keywords