EPM9320ALI84-10 Altera, EPM9320ALI84-10 Datasheet - Page 23

• Manufacturer Part Number: EPM9320ALI84-10
• Manufacturer: Altera

Specifications of EPM9320ALI84-10

• Family Name: MAX 9000
• Memory Type: EEPROM
• # Macrocells: 320
• Number Of Usable Gates: 6000
• Number Of Logic Blocks/elements: 20
• # I/os (max): 60
• Operating Supply Voltage (typ): 5V
• In System Programmable: Yes
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 84
• Package Type: PLCC
• Lead Free Status / Rohs Status: Not Compliant

Altera Corporation
Programming
with External
Hardware
IEEE Std.
1149.1 (JTAG)
Boundary-Scan
Support
SAMPLE/PRELOAD Allows a snapshot of signals at the device pins to be captured and examined during
EXTEST
BYPASS
IDCODE
UESCODE
ISP Instructions
Table 10. MAX 9000 JTAG Instructions
JTAG Instruction
f
f
normal device operation, and permits an initial data pattern output at the device pins.
Allows the external circuitry and board-level interconnections to be tested by forcing a test
pattern at the output pins and capturing test results at the input pins.
Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST
data to pass synchronously through a selected device to adjacent devices during normal
device operation.
Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE
to be shifted out of TDO. Supported by the EPM9320A, EPM9400, EPM9480, and
EPM9560A devices only.
Selects the user electronic signature (UESCODE) register and allows the UESCODE to
be shifted out of TDO serially. This instruction is supported by MAX 9000A devices only.
These instructions are used when programming MAX 9000 devices via the JTAG ports
with the BitBlaster or ByteBlasterMV download cable, or using a Jam File (.jam), Jam
Byte-Code File (.jbc), or Serial Vector Format (.svf) File via an embedded processor or
test equipment.
MAX 9000 devices can be programmed on Windows-based PCs with an
Altera Logic Programmer card, the Master Programming Unit (MPU),
and the appropriate device adapter. The MPU performs continuity
checking to ensure adequate electrical contact between the adapter and
the device.
For more information, see the
The MAX+PLUS II software can use text- or waveform-format test vectors
created with the MAX+PLUS II Text Editor or Waveform Editor to test a
programmed device. For added design verification, designers can
perform functional testing to compare the functional behavior of a
MAX 9000 device with the results of simulation.
Data I/O, BP Microsystems, and other programming hardware
manufacturers also provide programming support for Altera devices.
For more information, see
MAX 9000 devices support JTAG BST circuitry as specified by IEEE Std.
1149.1-1990.
MAX 9000 family. The pin-out tables starting on
location of the JTAG control pins for each device. If the JTAG interface is
not required, the JTAG pins are available as user I/O pins.
Table 10
MAX 9000 Programmable Logic Device Family Data Sheet
describes the JTAG instructions supported by the
Programming Hardware Manufacturers.
Description
Altera Programming Hardware Data
page 38
show the
Sheet.
23