MAX148BEAP Maxim Integrated Products, MAX148BEAP Datasheet - Page 5

no-image

MAX148BEAP

Manufacturer Part Number
MAX148BEAP
Description
ADC (A/D Converters)
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of MAX148BEAP

Number Of Adc Inputs
8
Architecture
SAR
Conversion Rate
133 KSPs
Resolution
10 bit
Input Type
Voltage
Interface Type
4-Wire (SPI, QSPI, Microwire, TMS320)
Voltage Reference
Internal 2.5 V or External
Supply Voltage (max)
5 V
Maximum Power Dissipation
640 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SSOP-20
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX148BEAP
Manufacturer:
MAXIM
Quantity:
60
Part Number:
MAX148BEAP+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX148BEAP+T
Manufacturer:
MAX
Quantity:
6 995
TIMING CHARACTERISTICS
(V
Note 1: Tested at V
Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has
Note 3: MAX149—internal reference, offset nulled; MAX148—external reference (V
Note 4: Ground “on” channel; sine wave applied to all “off” channels.
Note 5: Conversion time defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
Note 6: The common-mode range for the analog inputs is from AGND to V
Note 7: Sample tested to 0.1% AQL.
Note 8: External load should not change during conversion for specified accuracy.
Note 9: ADC performance is limited by the converter’s noise floor, typically 300FV
Note 10: Guaranteed by design. Not subject to production testing.
Note 11: The MAX148 typically draws 400FA less than the values shown.
Note 12: Measured as |V
Acquisition Time
DIN to SCLK Setup
DIN to SCLK Hold
SCLK Fall to Output Data Valid
CS Fall to Output Enable
CS Rise to Output Disable
CS to SCLK Rise Setup
CS to SCLK Rise Hold
SCLK Pulse Width High
SCLK Pulse Width Low
SCLK Fall to SSTRB
CS Fall to SSTRB Output Enable
CS Rise to SSTRB Output Disable
SSTRB Rise to SCLK Rise
DD
= +2.7V to +5.25V, T
been calibrated.
PARAMETER
_______________________________________________________________________________________
DD
+2.7V to +5.25V, Low-Power, 8-Channel,
= 2.7V; COM = 0; unipolar single-ended input mode.
FS
A
(2.7V) - V FS (5.25V)|.
= T
MIN
to T
SYMBOL
t
SSTRB
t
MAX
t
t
t
t
t
ACQ
t
t
CSH
t
SCK
t
t
t
CSS
t
SDV
STR
DH
DO
CH
DS
DV
TR
CL
, unless otherwise noted.)
Figure 1
Figure 1
Figure 2
Figure 1
External clock mode only, Figure 1
External clock mode only, Figure 2
Internal clock mode only (Note 7)
CONDITIONS
MAX14_ _C/E
MAX14_ _M
DD
.
Serial 10-Bit ADCs
P-P
REF
.
= +2.500V), offset nulled.
MIN
100
100
200
200
1.5
20
20
0
0
0
TYP
MAX
200
240
240
240
240
240
240
UNITS
μs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5

Related parts for MAX148BEAP