CX28229G-14 Mindspeed Technologies, CX28229G-14 Datasheet - Page 136

no-image

CX28229G-14

Manufacturer Part Number
CX28229G-14
Description
ATM IMA 800Mbps 1.8V/3.3V 256-Pin BGA
Manufacturer
Mindspeed Technologies
Datasheet

Specifications of CX28229G-14

Package
256BGA
Utopia Type
Level 2
Typical Operating Supply Voltage
1.8|3.3 V
Minimum Operating Supply Voltage
1.71|3 V
Maximum Operating Supply Voltage
1.89|3.6 V
Maximum Output Rate
800 Mbps

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CX28229G-14
Manufacturer:
MNDSPEED
Quantity:
16
Registers
7-36
FOOTNOTE:
(1)
Bit
These bits should only be changed when the device or port logic reset is asserted.
7
6
5
4
3
2
1
0
Default
0
0
0
0
0
0
0
0
0x05—IOMODE (Input/Output Mode Control Register)
RxSyncPol
RxClkPol
TxSyncPol
TxClkPol
The IOMODE register controls the line interface signal polarities and status outputs.
Name
(1)
(1)
(1)
(1)
Mindspeed Technologies
Reserved, set to 0.
This bit determines the Receiver Synchronization input Polarity. When written to a
logical 1, the active level on the SPRxSync input is high. When written to a logical 0,
the active level is low.
This bit determines the Receiver Clock Input Polarity. When written to a logical 1,
the active edge on the SPRxClk input is the falling edge. When written to a logical 0,
the active edge is the rising edge.
This bit determines the Transmitter Synchronization input Polarity. When written to
a logical 1, the active level on the SPTxSync input is high. When written to a logical
0, the active level is low.
This bit determines the Transmitter Clock Input Polarity. When written to a logical 1,
the active edge on the SPTxClk input is the falling edge. When written to a logical 0,
the active edge is the rising edge.
Reserved, set to 0.
Reserved, set to 0.
Reserved, set to 0.
Description
CX28224/5/9 Data Sheet
28229-DSH-001-D

Related parts for CX28229G-14