C8051T601-GMR Silicon Laboratories Inc, C8051T601-GMR Datasheet - Page 58

no-image

C8051T601-GMR

Manufacturer Part Number
C8051T601-GMR
Description
MCU 8-Bit C8051T60x 8051 CISC 8KB EPROM 1.8V/3V 14-Pin QFN EP T/R
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of C8051T601-GMR

Package
14QFN EP
Device Core
8051
Family Name
C8051T60x
Maximum Speed
25 MHz
Ram Size
256 Byte
Program Memory Size
8 KB
Operating Supply Voltage
1.8|3 V
Data Bus Width
8 Bit
Program Memory Type
EPROM
Number Of Programmable I/os
8
Interface Type
I2C/SMBus/UART
Operating Temperature
-40 to 85 °C
Number Of Timers
3
C8051T600/1/2/3/4/5/6
SFR Definition 12.1. REG0CN: Voltage Regulator Control
SFR Address = 0xC7
58
Name
Reset
5:1
Bit
Type
7
6
0
Bit
Reserved Reserved. Must Write 00000b.
STOPCF Stop Mode Configuration.
BYPASS Bypass Internal Regulator.
MPCE
Name
STOPCF
R/W
7
0
This bit configures the regulator’s behavior when the device enters STOP mode.
0: Regulator is still active in STOP mode. Any enabled reset source will reset the
device.
1: Regulator is shut down in STOP mode. Only the RST pin or power cycle can reset
the device.
This bit places the regulator in bypass mode, turning off the regulator, and allowing the
core to run directly from the V
0: Normal Mode—Regulator is on.
1: Bypass Mode—Regulator is off, and the microcontroller core operates directly from
the V
IMPORTANT: Bypass mode is for use with an external regulator as the supply
voltage only. Never place the regulator in bypass mode when the V
voltage is greater than the specifications given in Table 8.1 on page 30. Doing so
may cause permanent damage to the device.
Memory Power Controller Enable.
This bit can help the system save power at slower system clock frequencies (about
2.0 MHz or less) by automatically shutting down the EPROM memory between clocks
when information is not being fetched from the EPROM memory.
0: Normal Mode—Memory power controller disabled (EPROM memory is always on).
1: Low Power Mode—Memory power controller enabled (EPROM memory turns on/off
as needed).
Note: If an external clock source is used with the Memory Power Controller enabled, and the
BYPASS
DD
R/W
clock frequency changes from slow (<2.0 MHz) to fast (> 2.0 MHz), the EPROM power
will turn on, and up to 20 clocks may be "skipped" to ensure that the EPROM power is
stable before reading memory.
6
0
supply voltage.
R/W
5
0
DD
R/W
Rev. 1.2
4
0
supply pin.
Function
R/W
3
0
R/W
2
0
R/W
1
0
DD
supply
MPCE
R/W
0
0

Related parts for C8051T601-GMR