MC14561BCP

Manufacturer Part NumberMC14561BCP
ManufacturerFreescale Semiconductor, Inc
MC14561BCP datasheet
 
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
Page 1/8

Download datasheet (179Kb)Embed
Next
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
9's Complementer
The MC14561B 9’s complementer is a companion to the MC14560B
NBCD adder to allow BCD subtraction. A BCD number (8–4–2–1 code) is
applied to the inputs (A1 = 2 0 , A2 = 2 1 , A3 = 2 2 , A4 = 2 3 ). If the complement
control (Comp) is low, the BCD number appears at the outputs unmodified.
The complement disable (Comp) allows the complement control to be gated,
or an inverted control signal to be used. If the complement input is high and
the disable input low, the 9’s complement of the number is displayed at the
outputs. The zero control (Z), when high, forces the outputs low regardless of
the state of the other inputs.
When the MC14561B is used to perform BCD subtraction in conjunction
with the MC14560B NBCD adder, the complement control becomes an
add/subtract control.
All Inputs Buffered
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Capable of Driving Two Low–Power TTL Loads or One Low–Power
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Schottky TTL Load Over the Rated Temperature Range
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
MAXIMUM RATINGS*
(Voltages Referenced to V SS )
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Symbol
Parameter
V DD
DC Supply Voltage
V in , V out
Input or Output Voltage (DC or Transient)
I in , I out
Input or Output Current (DC or Transient),
per Pin
P D
Power Dissipation, per Package†
T stg
Storage Temperature
T L
Lead Temperature (8–Second Soldering)
* Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/ _ C From 65 _ C To 125 _ C
Ceramic “L” Packages: – 12 mW/ _ C From 100 _ C To 125 _ C
TRUTH TABLE
Z
Comp
Comp
F1
F2
0
0
0
0
0
1
A1
A2
0
1
1
0
1
0
A1
A2
A2A3 + A2A3
1
X
X
0
0
X = Don’t Care.
REV 3
1/94
MOTOROLA CMOS LOGIC DATA
Motorola, Inc. 1995
Value
Unit
– 0.5 to + 18.0
V
– 0.5 to V DD + 0.5
V
10
mA
500
mW
_ C
– 65 to + 150
_ C
260
F3
F4
Mode
A3
A4
Straight–through
A2A3A4
Complement
0
0
Zero
MC14561B
L SUFFIX
CERAMIC
CASE 632
P SUFFIX
PLASTIC
CASE 646
D SUFFIX
SOIC
CASE 751A
ORDERING INFORMATION
MC14XXXBCP
Plastic
MC14XXXBCL
Ceramic
MC14XXXBD
SOIC
T A = – 55 to 125 C for all packages.
PIN ASSIGNMENT
A1
1
14
V DD
A2
2
13
F1
A3
3
12
F2
A4
4
11
F3
COMP
5
10
F4
COMP
6
9
Z
V SS
7
8
NC
NC = NO CONNECTION
This device contains protection circuitry to
guard against damage due to high static
voltages or electric fields. However, pre-
cautions must be taken to avoid applications of
any voltage higher than maximum rated volt-
ages to this high–impedance circuit. For proper
operation, V in and V out should be constrained
v
v
to the range V SS
(V in or V out )
V DD .
Unused inputs must always be tied to an
appropriate logic voltage level (e.g., either V SS
or V DD ). Unused outputs must be left open.
MC14561B
1

MC14561BCP Summary of contents