CY7C025AV-25AI Cypress Semiconductor Corporation., CY7C025AV-25AI Datasheet
CY7C025AV-25AI
Specifications of CY7C025AV-25AI
Related parts for CY7C025AV-25AI
CY7C025AV-25AI Summary of contents
Page 1
Dual-Port Static RAM Features • True dual-ported memory cells which allow simultaneous access of the same memory location • 4/8/16K × 16 organization (CY7C024AV/025AV/026AV) • 4/8K × 18 organization (CY7C0241AV/0251AV) • 16K × 18 organization (CY7C036AV) ...
Page 2
... I/O 13L 8 GND 9 I/O 10 14L I/O 11 15L GND Notes the CY7C025AV. 12L the CY7C025AV. 12R Document #: 38-06052 Rev. *H 100-Pin TQFP Top View 100 CY7C024AV (4K × 16) CY7C025AV (8K × 16 CY7C024AV/025AV/026AV CY7C0241AV/0251AV/036AV INT 65 L BUSY 64 L GND 63 M/S 62 BUSY 61 R INT ...
Page 3
Pin Configurations (continued) 100 I I/O 4 17L I/O 11L 5 I/O 6 12L I/O 13L 7 I/O 14L 8 GND 9 I/O 10 15L I/O 11 16L GND ...
Page 4
Pin Configurations (continued I/O 8L I/O 17L I/O 11L I/O 12L I/O 13L I/O 14L GND I/O 15L I/O 16L V CC GND I/O 0R I I/O 3R I/O 4R I/O 5R I/O ...
Page 5
... SEM pin must be asserted instead of the CE pin, and communications OE must also be asserted. Interrupts The upper two memory locations may be used for message passing. The highest memory location (FFF for the CY7C024AV/41AV, 1FFF for the CY7C025AV/51AV, 3FFF for CY7C024AV/025AV/026AV –A for 8K devices; A –A for 16K). ...
Page 6
... CY7C026AV/36AV) is the mailbox for the right port and the second-highest memory location (FFE for the CY7C024AV/ 41AV, 1FFE for the CY7C025AV/51AV, 3FFE for the CY7C026AV/36AV) is the mailbox for the left port. When one port writes to the other port’s mailbox, an interrupt is generated to the owner ...
Page 7
Table 1. Non-Contending Read/Write Inputs CE R ...
Page 8
Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Storage Temperature ................................. –65°C to +150°C Ambient Temperature with Power Applied............................................. –55°C to +125°C Supply Voltage to Ground Potential ............... –0.5V to +4.6V ...
Page 9
AC Test Loads and Waveforms 3. 590Ω OUTPUT 435Ω (a) Normal Load (Load 1) Switching Characteristics Over the Operating Range Parameter Read Cycle t Read Cycle Time RC t Address to Data ...
Page 10
Switching Characteristics Over the Operating Range (continued) Parameter t Data Set-up to Write End SD t Data Hold From Write End HD [22, 23] t R/W LOW to High Z HZWE [22, 23] t R/W HIGH to Low Z LZWE ...
Page 11
Switching Waveforms Read Cycle No. 1 (Either Port Address Access) ADDRESS t OHA DATA OUT PREVIOUS DATA VALID Read Cycle No. 2 (Either Port CE/OE Access) CE and DATA OUT I CC CURRENT I SB [28, ...
Page 12
Switching Waveforms (continued) Write Cycle No. 1: R/W Controlled Timing ADDRESS OE [37, 38 R/W NOTE 40 DATA OUT DATA IN Write Cycle No Controlled Timing ADDRESS [37, 38 R/W DATA IN ...
Page 13
Switching Waveforms (continued) Semaphore Read After Write Timing, Either Side A –A VALID ADRESS 0 2 SEM I R/W OE Timing Diagram of Semaphore Contention A – R/W L SEM L A – ...
Page 14
Switching Waveforms (continued) Timing Diagram of Read with BUSY (M/S=HIGH) ADDRESS R R/W R DATA ADDRESS L BUSY L DATA OUTL Write Timing with Busy Input (M/S=LOW) R/W BUSY Note: 46 LOW. ...
Page 15
Switching Waveforms (continued) Busy Timing Diagram No.1 (CE Arbitration) CE Valid First: L ADDRESS L BUSY R CE Valid First: R ADDRESS L BUSY L Busy Timing Diagram No.2 (Address Arbitration) Left ...
Page 16
Switching Waveforms (continued) Interrupt Timing Diagrams Left Side Sets INT : R ADDRESS WRITE 1FFF (OR 1/3FFF R/W L INT R t INS Right Side Clears INT : R ADDRESS R ...
Page 17
... CY7C024AV-25AC CY7C024AV-25AXC CY7C024AV-25AI CY7C024AV-25AXI 8K x16 3.3V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code 20 CY7C025AV-20AC CY7C025AV-20AXC CY7C025AV-20AXI 25 CY7C025AV-25AC CY7C025AV-25AXC CY7C025AV-25AI CY7C025AV-25AXI 16K x16 3.3V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code 20 CY7C026AV-20AC CY7C026AV-20AXC CY7C026AV-20AXI 25 CY7C026AV-25AC CY7C026AV-25AXC CY7C026AV-25AI CY7C026AV-25AXI 4K x18 3.3V Asynchronous Dual-Port SRAM Speed ...
Page 18
Asynchronous Dual-Port SRAM Speed (ns) Ordering Code 20 CY7C036AV-20AC 25 CY7C036AV-25AC CY7C036AV-25AXC CY7C036AV-25AI Package Diagram 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100 100-Pin Lead (Pb)-free Thin Plastic Quad Flat Pack (TQFP) A100 All product and company ...
Page 19
... Document #: 38-06052 Rev. *H Orig. of Change SZV Change from Spec number: 38-00838 to 38-06052 RBI Power-up requirements added to Maximum Ratings Information JFU Added CY7C025AV-25AI to Ordering Information YDT Removed cross information from features section WWZ Added CY7C024AV-25AI to Ordering Information SPN Corrected x18 for 026AV to x16 RUY ...