CY2273APVC-1 Cypress Semiconductor Corporation., CY2273APVC-1 Datasheet
CY2273APVC-1
Available stocks
Related parts for CY2273APVC-1
CY2273APVC-1 Summary of contents
Page 1
Pentium®/II, 6x86, K6 Clock Synthesizer/Driver for Desktop PCs with Intel 82430TX, 82440LX or ALI IV/IV+, AGP and 3 DIMMs Features • Mixed 2.5V and 3.3V operation • Complete clock solution for Pentium®, Pentium® II, Cyrix, and AMD processor-based motherboards — ...
Page 2
Pin Configurations CY2273A-1,-4 SSOP Top View DDQ3 REF0 2 47 USBCLK SEL1 SS XTALIN XTALOUT CPUCLK0 V 43 DDQ3 6 CPUCLK1 PCICLK_F DDCPU ...
Page 3
Pin Summary Name Pins (-1, -4) Pins (- 14, 19, 30, 36, 6, 14, 19, 30, 36, DDQ3 N/A N/A DDQ2 DDCPU 16, 22, 27, ...
Page 4
Actual Clock Frequency Values Target Actual Frequency Frequency Clock Output (MHz) (MHz) CPUCLK 66.67 66.654 CPUCLK 60.0 60.0 CPUCLK 75.0 75.0 CPUCLK 83.33 83.138 USBCLK 48.0 48.008 • Output impedance: 25 (typical) measured at 1.5V [3] Power Management Logic - ...
Page 5
Byte 1: CPU Active/Inactive Register (1 = Active Inactive), Default = Active Bit Pin # Description Bit 7 47 (-1,-2, and -4) USBCLK 1 (-3 only) Bit 6 N/A (Reserved) drive to ‘0’ Bit 5 N/A (Reserved) drive ...
Page 6
Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Supply Voltage ..................................................–0.5 to +7.0V Input Voltage .............................................. –0. [6] Operating Conditions Parameter Analog and Digital Supply Voltage DD ...
Page 7
Switching Characteristics for CY2273A-1, CY2273A-2 Parameter Output Description t All Output Duty Cycle 1 t CPUCLK CPU Clock Rising and 2 Falling Edge Rate t SDRAM, PCI, SDRAM, PCI, REF0 2 REF0, USB Clock Rising and Fall- ing Edge Rate ...
Page 8
Switching Characteristics for CY2273A-3 Parameter Output Description t All Output Duty Cycle 1 t CPUCLK, CPU and IOAPIC Clock 2 IOAPIC Rising and Falling Edge Rate t REF0 REF0 and USBCLK Ris- 2 USBCLK ing and Falling Edge Rate t ...
Page 9
Switching Characteristics for CY2273A-4 Parameter Output Description t All Output Duty Cycle 1 t CPUCLK CPU Clock Rising and 2 Falling Edge Rate t SDRAM SDRAM, PCI, REF0, 2 PCI, REF0, USB Clock Rising and USB Falling Edge Rate t ...
Page 10
Switching Waveforms (continued) All Outputs Rise/Fall Time OUTPUT CPU-CPU Clock Skew CPUCLK CPUCLK t 5 CPU-SDRAM Clock Skew CPUCLK SDRAM t 7 CPU-PCI Clock Skew CPUCLK PCICLK t 6 PCI-PCI Clock Skew PCICLK PCICLK t 8 ...
Page 11
Switching Waveforms (continued) [11, 12] CPU_STOP CPUCLK (Internal) PCICLK (Internal) PCICLK (Free-Running) CPU_STOP CPUCLK (External) [13, 14] PCI_STOP CPUCLK (Internal) PCICLK (Internal) PCICLK (Free-Running) PCI_STOP PCICLK (External) PWR_DOWN CPUCLK (Internal) PCICLK (Internal) PWR_DWN CPUCLK (External) PCICLK (External) VCO Crystal Shaded ...
Page 12
Application Information Clock traces must be terminated with either series or parallel termination, as they are normally done. Application Circuit Summary • A parallel-resonant crystal should be used as the reference to the clock generator. The operating frequency and C ...
Page 13
... Note: All Capacitors must be placed as close to the pins as is possible Ordering Information Package Ordering Code Name CY2273APVC–1 O48 48-Pin SSOP CY2273APVC–2 O48 48-Pin SSOP CY2273APVC–3 O48 48-Pin SSOP CY2273APVC–4 O48 48-Pin SSOP Document #: 38–00615–D 0 DDCPU 0.1 F 0.1 F 0.1 F LOAD Operating Package Type Range ...
Page 14
Package Diagram © Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does ...