CY7C924DX-AI Cypress Semiconductor Corporation., CY7C924DX-AI Datasheet
CY7C924DX-AI
Available stocks
Related parts for CY7C924DX-AI
CY7C924DX-AI Summary of contents
Page 1
... Cypress Semiconductor Corporation PRELIMINARY 200-MBaud HOTLink® Transceiver The transmit section of the CY7C924DX HOTLink can be con- figured to accept either 8- or 10-bit data characters on each clock cycle, and stores the parallel data into an internal Trans- mit FIFO. Data is read from the Transmit FIFO and is encoded using an embedded 8B/10B encoder to improve its serial transmission characteristics ...
Page 2
... PRELIMINARY CY7C924DX Transceiver Logic Block Diagram TXDATA CONTROL TX STATUS 13 3 Output Register Input Register Flags Transmit FIFO MUX Transmit Formatter Pipeline Register Parity Checker Byte-Packer BIST LFSR 8B/10B Encoder MUX Serial Shifter LOOPBACK CONTROL DLB[1:0] LOOPTX 3 LOOPBACK OUTA CONTROL TXCLK RX MODE ...
Page 3
... Top View Input Voltage ..................................... –0. Static Discharge Voltage (per MIL-STD-883, Method 3015) Latch-Up Current Operating Range Range +0.5V Commercial DD Industrial 3 CY7C924DX SPDSEL 74 RANGESEL 73 RFEN 72 TXFULL* 71 AM* 70 TXHALF* 69 RXEN* 68 TXCLK 67 RXRST* ...
Page 4
... Pin Descriptions CY7C924DX HOTLink Transceiver Pin # Name I/O Characteristics Transmit Path Signals 44, 42, TXDATA[7:0] TTL input, sampled 40, 36, on TXCLK or 34, 32, REFCLK 30, 22 Internal Pull-Up 46 TXINT/ TTL input, sampled TXOPIN/ on TXCLK or TXDATA[8] REFCLK Internal Pull-Up 54 TXHALT*/ TTL input, sampled TXDATA[9] on TXCLK or REFCLK Internal Pull-Up ...
Page 5
... Pin Descriptions (continued) CY7C924DX HOTLink Transceiver Pin # Name I/O Characteristics 20 TXSC/D* TTL input, sampled on TXCLK or REFCLK Internal Pull-Up 18 TXEN* TTL input, sampled on TXCLK or REFCLK Internal Pull-Up 9 TXSTOP* TTL input, sampled on TXCLK , Internal Pull-Up 68 TXCLK TTL clock input, Internal Pull-Up 72 TXFULL* 3-state TTL output, ...
Page 6
... When a C3.0 (K28.3) special code is received RXINT is set LOW. These spe- cial codes are assumed to be generated in response to equivalent transitions on the TXINT input of an attached CY7C924DX HOTLink transceiver. This signal is extracted prior to the Receive FIFO and (except for Receive Discard Policy 0) the associated command codes are not considered “data” entered into the Receive FIFO and are discarded ...
Page 7
... Pin Descriptions (continued) CY7C924DX HOTLink Transceiver Pin # Name I/O Characteristics 29 RXRVS/ Bidirectional TTL, RXDATA[10] changes following RXCLK , or sampled by RXCLK Internal Pull-Up 23 RXSOC/ Bidirectional TTL, RXDATA[11] changes following RXCLK , or sampled by RXCLK 65 RXSC/D* Bidirectional TTL, changes following RXCLK , or sampled by RXCLK 69 RXEN* TTL input, sampled ...
Page 8
... Pin Descriptions (continued) CY7C924DX HOTLink Transceiver Pin # Name I/O Characteristics 19 RXHALF* TTL output, changes following RXCLK 21 RXEMPTY* 3-state TTL output, changes following RXCLK 67 RXRST* TTL input, sampled on RXCLK Internal Pull-Up 73 RFEN TTL input, asynchronous, Internal Pull-Up 77 RXBISTEN* TTL input, asynchronous, Internal Pull-Up ...
Page 9
... Pin Descriptions (continued) CY7C924DX HOTLink Transceiver Pin # Name I/O Characteristics 75 SPDSEL Static control input TTL levels Normally wired HIGH or LOW 74 RANGESEL Static control input TTL levels Normally wired HIGH or LOW 49 EXTFIFO Static control input TTL levels Normally wired HIGH or LOW 28 FIFOBYP* Static control input ...
Page 10
... Pin Descriptions (continued) CY7C924DX HOTLink Transceiver Pin # Name I/O Characteristics 50 BYTE8/10* Static control input TTL levels Normally wired HIGH or LOW 52, 51 RESET*[1:0] TTL input, asynchronous 1 TEST* TTL input, asynchronous. Normally wired HIGH Analog I/O and Control 89, 90, OUTA PECL differential 81, 82 OUTB outputs ...
Page 11
... Pin Descriptions (continued) CY7C924DX HOTLink Transceiver Pin # Name I/O Characteristics 3 LFI* TTL output, changes following RXCLK Power 80, 87, V DDA 88, 95, 96, 98 76, 79, V SSA 83, 84, 91, 92, 99 14, 17 35, 55, 62, 64 11, 13 15, 26, 37, 38, 39, 57, 63, 66 PRELIMINARY Link Fault Indication Output. Active LOW. ...
Page 12
... The CY7C924DX offers a large feature set, allowing used in a wide range of host systems. Some of the configura- tion options are: • ...
Page 13
... Transmit Input Register, and associ- ated transfers to the Transmit FIFO, are controlled by TXCLK. The remainder of the transmit data path is clocked by REFCLK or synthesized derivatives of REFCLK. UTOPIA Timing Model The UTOPIA timing model allows multiple CY7C924DX trans- mitters to be addressed and accessed from a common host 13 CY7C924DX [1] ...
Page 14
... It is enabled by setting EXTFIFO LOW. In UTOPIA timing, the TXEMPTY* and TXFULL* outputs and TXEN* input, are all active LOW signals. If the CY7C924DX is addressed by AM*, it becomes “selected” when TXEN* is as- serted LOW. Following selection, data is written into the Trans- mit FIFO on every clock cycle where TXEN* remains LOW ...
Page 15
... The 111b character format is used to send a serial addresses to attached receivers. These serial addresses allow a host to direct (the following) data to a specific destination or destina- tions, when the CY7C924DX devices are connected in a ring or bus topology. The Serial Address marker may also be used to send packet ...
Page 16
... LFSR in the Receiver. The specific patterns generated are described in detail in the Cypress application note “HOTLink Built-In Self-Test.” The se- quence generated by the CY7C924DX is identical to that in the CY7B923 and CY7C929, allowing interoperable systems to be built when used at compatible serial signaling rates. Encoder ...
Page 17
... RECEIVE 8 MHz and 40 MHz, however, this clock range is limited by the PLL operation mode of the CY7C924DX as selected by the SPD- SEL and RANGESEL inputs, and to a limited extent, by the BYTE8/10* and FIFOBYP* signals. The operating serial sig- nalling rate and allowable range of REFCLK frequencies is OUTA listed in Table 4 ...
Page 18
... Elasticity Buffer, the output data stream is clocked by a recov- ered clock, not by a derivative of the local REFLCK input. This allows a data source to provide data to multiple recipients, but can suffer from jitter peaking when communicated through several PLLs. The reclocked connection may be required 18 CY7C924DX > 200 mV, or 400 mV peak-to-peak differential) or ...
Page 19
... If RFEN is LOW, the framer is disabled and no changes are made to character boundaries. The framer in the CY7C924DX operates by shifting the internal character position to align with the character clock. This en- sures that the recovered clock does not contain any significant ...
Page 20
... The protocol enhancements of the transmit path are mirrored in the receive path logic. The majority of these enhancements require that the Receive FIFO be enabled to allow the CY7C924DX to manage the data stream. In addition to the PRELIMINARY standard 10B/8B decoding used for character reception and recovery, the CY7C924DX also supports: • ...
Page 21
... Receive FIFO or discarded (see Table 6). Address Matching For those modes where address matching is enabled, the CY7C924DX’s ability to accept or discard data can be con- trolled by the remote transmitter. This is often useful in config- urations with one or more data sources and multiple data des- tinations ...
Page 22
... RXCLK. The Receive FIFO status flag outputs of this register are placed in a High-Z state when the CY7C924DX is not addressed (AM* is sampled HIGH). The RXDATA bus output drivers are enabled when the device is selected by RXEN* being asserted in the RXCLK cycle imme- diately following that in which the device was addressed (AM* is sampled LOW), and RXEN* being sampled by RXCLK ...
Page 23
... LOW) and for RXRST asserted (LOW). When accessed for write or read operations, the RXRVS signal is used as a read/write selector, and RXSC/D* is used to select the operating mode (multicast or unicast) of the Serial Address Register. 23 CY7C924DX [1] Decoded 10-bit Byte-Packed Character Stream Undecoded 12-bit (10-bit characters) ...
Page 24
... PRELIMINARY Address Register Content RXDATA[9] or [7] MSB Serial Address Register Multicast Address write Unicast Address write Multicast Address read Unicast Address read Figure 6. Serial Address Register Format and Access RXDATA[0] LSB 24 CY7C924DX ...
Page 25
... CY7C924DX DC Electrical Characteristics Parameter Description TTL Outputs V Output HIGH Voltage OHT V Output LOW Voltage OLT I Output Short Circuit Current OST I High-Z Output Leakage Current OZL TTL Inputs V Input HIGH Voltage IHT V Input LOW Voltage ILT I Input HIGH Current IHT I Input LOW Current ...
Page 26
... TTL AC Test Load 3.0V 3.0V 2.0V 2.0V V =1.5V th 0.8V 0.8V 0. (c) TTL Input Test Waveform CY7C924DX Transmitter TTL Switching Characteristics, FIFO Enabled Parameter f TXCLK Clock Cycle Frequency With Transmit FIFO Enabled TS t TXCLK Period TXCLK t TXCLK HIGH Time TXCPWH t TXCLK LOW Time TXCPWL [10] ...
Page 27
... CY7C924DX Receiver TTL Switching Characteristics, FIFO Enabled Parameter f RXCLK Clock Cycle Frequency With Receive FIFO Enabled RIS t RXCLK Input Period RXCLKIP t RXCLK Input HIGH Time RXCPWH t RXCLK Input LOW Time RXCPWL [10] t RXCLK Input Rise Time RXCLKIR [10] t RXCLK Input Fall Time ...
Page 28
... CY7C924DX Receiver TTL Switching Characteristics, FIFO Bypassed Parameter [14] f RXCLK Clock Output Frequency—100 to 200 MBaud ROS (RANGESEL is HIGH, ENCBYP* is HIGH or BYTE8/10* is HIGH) RXCLK Clock Output Frequency—50 to 100 MBaud (RANGESEL is LOW, ENCBYP* is HIGH or BYTE8/10* is HIGH) RXCLK Clock Output Frequency—100 to 200 MBaud ...
Page 29
... Deterministic Jitter (peak-peak) DJ [10, 21] t Random Jitter ( ) RJ t Transmitter Total Output Jitter (pk-pk) JT CY7C924DX REFCLK Input Switching Characteristics Parameter Description f REFCLK Clock Frequency—50 to 100 MBaud, REF 10-bit mode, encoder bypass, REFCLK = 2x character rate REFCLK Clock Frequency—50 to 100 MBaud, 8-bit mode, REFCLK = 2x character rate REFCLK Clock Frequency— ...
Page 30
... CY7C924DX HOTLink Transmitter Switching Waveforms Asynchronous (FIFO) Interface Cascade Timing Write Cycle TXCLK , TXDATA[11:0] TXSC/D* TXEN TXFULL TXHALF* TXEMPTY TXPERR Asynchronous (FIFO) Interface UTOPIA Timing Write Cycle TXCLK TXDATA[11:0], TXSC/D* TXEN* TXFULL* TXHALF* TXEMPTY* TXPERR Notes: 24. When transferring data to the Transmit FIFO from a depth expanded external FIFO, the data is captured from the external FIFO one clock cycle following the actual enable ...
Page 31
... CY7C924DX HOTLink Transmitter Switching Waveforms Asynchronous (FIFO) Interface Output Enable Timing TXCLK TXDATA[11:0], TXSC/D* TXEN* AM* TXRST* TXFULL* TXHALF* TXEMPTY* TXPERR Synchronous Interface Cascade Timing Write Cycle t REFH REFCLK , TXDATA[11:0] TXSC/D* TXEN TXFULL TXHALF* TXEMPTY TXPERR Note: 26. Transmit FIFO Writes are permitted while the status flag outputs are High-Z, however operation in this mode is not encouraged since this may mask a FIFO full condition, causing data to be lost ...
Page 32
... CY7C924DX HOTLink Transmitter Switching Waveforms Synchronous Interface UTOPIA Timing Write Cycle REFCLK TXDATA[11:0], TXSC/D* TXEN* TXFULL* TXHALF* TXEMPTY* TXPERR Synchronous Interface Output Enable Timing REFCLK TXDATA[11:0], TXSC/D* TXEN* AM* TXFULL* TXHALF* TXEMPTY* TXPERR PRELIMINARY (continued) t REFCLK t t REFH REFL t REFDS Note 25 t REFENS ...
Page 33
... CY7C924DX HOTLink Receiver Switching Waveforms Cascade Timing Read Cycle t RXCLKOH t RXCLKIH RXCLK t t RXENS RXEN READ Note 27 RXEMPTY RXDATA[11:0] RXSC/D* RXINT, LFI* RXFULL RXHALF* AM* UTOPIA Timing Read Cycle t RXCLKOH t RXCLKIH RXCLK t RXOENS t t RXIENS READ RXEN* RXEMPTY* RXDATA[11:0] RXSC/D* RXINT, LFI* ...
Page 34
... CY7C924DX HOTLink Receiver Switching Waveforms Output Enable Timing RXCLK RXEN* AM* RXFULL* RXHALF* RXEMPTY* RXDATA[11:0] RXINT RXSC/D* t REFL REFCLK Static Alignment t /2 – INA INB SAMPLE WINDOW Note: 30. Receive FIFO Reads are inhibited while the outputs are High-Z or RXBISTEN* is active. PRELIMINARY ...
Page 35
... A more complete description is found in the section CY7C924DX HOTLink Transmit-Path Operating Mode De- scription. In the receive section of the CY7C924DX, serial data is sam- pled by the receiver on one of the INx differential line receiver inputs. The receiver clock and data recovery PLL locks onto the selected serial bit stream and generates an internal bit-rate sample clock ...
Page 36
... C9.0 (K27.7) character is inserted into the data stream prior to the data characters read from the Transmit FIFO. Serial Addressing The CY7C924DX receiver has the ability to accept or reject data based on an internal address-controlled switch. This switch is turned on when a serial address (matching the re- ceiver address settings) is received ...
Page 37
... Asynchronous Decoded Asynchronous Decoded modes are the most powerful operat- ing modes of the CY7C924DX HOTLink Receiver. Both the Receive FIFO and the Decoder are enabled. This allows re- ception of normal data streams, while offering the added ben- efits of embedded cell markers, an expanded command set, serial address support, and in-band bypass-signaling (for flow control or other purposes) ...
Page 38
... RXDATA bus is an Expanded Command. Serial Addressing The CY7C924DX receive path can be directed to accept all characters only accept that data specifically addressed to it. This address control is managed through an embedded Address Compare Register in the receiver logic. This register ...
Page 39
... Test” application note. BIST Enable Inputs There are separate BIST enable inputs for the transmit and receive paths of the CY7C924DX. These inputs are both active LOW; i.e., BIST is enabled in its respective section of the de- vice when the BIST enable input is determined logic- 0 level. Both BIST enable inputs are asynchronous ...
Page 40
... NOTE: if the CY7C924DX is set to match all data (all 1s in the multicast match field), then it is not necessary to get an address match before receiving data following the termina- PRELIMINARY tion of BIST ...
Page 41
... RXRVS output, such that if the CY7C924DX receive path is not selected to enable the RXDATA bus three-state drivers, the detection of a BIST miscompare is lost. BIST Three-state Control When BIST is enabled on either the transmitter or the receiver, the three-state enable signals for the BIST status flags and error indicators work the same as for normal data processing ...
Page 42
... Synchronous With UTOPIA Timing and Control (Transmit FIFO Bypassed) When the Transmit FIFO is bypassed (FIFOBYP* is LOW and not in byte-packed mode), the CY7C924DX must still be se- lected to write data into the Transmit Input Register. When AM* is sampled LOW and TXRST* is sampled HIGH by the rising edge of REFCLK, a Tx_Match condition is generat- ed ...
Page 43
... Timing) TXDATA (Cascade Timing) TXFULL* Figure 10. Transmit Selection with Transmit FIFO Bypassed Notes: 31. Signals labeled in italics are internal to the CY7C924DX. 32. Signals shown as dotted lines represent the differences in timing and active state of signals when operated in Cascade Timing. PRELIMINARY Note ...
Page 44
... Synchronous With UTOPIA Timing and Control (Receive FIFO Bypassed) When the Receive FIFO is bypassed (FIFOBYP* is LOW and not in a byte-packed mode), the CY7C924DX must still be se- lected to enable the output drivers for the RXDATA bus. With the Receive FIFO bypassed, RXCLK becomes a synchronous output clock operating at the character rate ...
Page 45
... This can be removed by deasser- tion of either TXRST* or AM*. If AM* is deasserted (HIGH) to remove the reset condition, the Transmit FIFO flag’s drivers are disabled, and the Transmit FIFO must be addressed at a later time to validate completion of the Transmit FIFO reset CY7C924DX [31] [31] Valid Valid ...
Page 46
... RXRST* (which starts the FIFO reset operation), selec- tion of the device for normal data transfers is inhibited during the immediately following RXCLK clock cycle selection of the transmit interface is attempted during this immediately fol- lowing cycle (by asserting RXEN*), the selection is ignored, 46 CY7C924DX Full ...
Page 47
... TXEN* AM* [31] Tx_RstMatch [31] Tx_Match [31] Tx_FIFO_Reset TXFULL* Figure 15. Transmit FIFO Reset Sequence with Constant AM* TXCLK TXRST* TXEN* AM* [31] Tx_RstMatch [31] Tx_Match [31] Tx_FIFO_Reset TXFULL* Figure 16. Invalid Transmit FIFO Reset Sequence with TXEN* Asserted PRELIMINARY Note 32 Note 32 Not Full Note 32 Note 32 Not Full 47 CY7C924DX Full ...
Page 48
... The encoding defined by the Transmission Code ensures that suf- ficient transitions are present in the serial bit stream to make clock recovery possible at the Receiver. Such encoding also greatly increases the likelihood of detecting any single or mul- 48 CY7C924DX Empty ...
Page 49
... G, and F in that order. When c is set and y are derived by comparing the encoded bit patterns of the Special Character to those patterns derived from encoded Valid Data bytes and selecting the names of the patterns most similar to the encoded bit patterns of the Special Character. 49 CY7C924DX Read Register FC-2 45 Bits: 7654 3210 0100 0101 D5.2 ...
Page 50
... Character is invalid. This is called a code violation. Indepen- dent of the Transmission Character’s validity, the received Transmission Character is used to calculate a new value of running disparity. The new value is used as the Receiver’s cur- rent running disparity for the next received Transmission Char- acter. 50 CY7C924DX ...
Page 51
... Hex Value acter in which the error occurred. Table 9 shows an example of 00 this behavior Character RD Character D21.1 – D10.2 101010 1001 – 010101 0101 101010 1011 + 010101 0101 D21.0 + D10.2 51 CY7C924DX RD Character RD – D23.5 + – 111010 1010 + + 111010 1010 + + Code Violation + ...
Page 52
... D28.1 001 11100 010001 1011 D29.1 001 11101 100001 1011 D30.1 001 11110 010100 1011 D31.1 001 11111 52 CY7C924DX Bits Current RD Current RD+ abcdei fghj abcdei fghj 100111 1001 011000 1001 011101 1001 100010 1001 101101 1001 010010 1001 110001 1001 ...
Page 53
... D28.3 011 11100 010001 0101 D29.3 011 11101 100001 0101 D30.3 011 11110 010100 0101 D31.3 011 11111 53 CY7C924DX Bits Current RD Current RD+ abcdei fghj abcdei fghj 100111 0011 011000 1100 011101 0011 100010 1100 101101 0011 010010 1100 110001 1100 ...
Page 54
... D28.5 101 11100 010001 1101 D29.5 101 11101 100001 1101 D30.5 101 11110 010100 1101 D31.5 101 11111 54 CY7C924DX Bits Current RD Current RD+ abcdei fghj abcdei fghj 100111 1010 011000 1010 011101 1010 100010 1010 101101 1010 010010 1010 110001 1010 ...
Page 55
... D28.7 111 11100 010001 0110 D29.7 111 11101 100001 0110 D30.7 111 11110 010100 0110 D31.7 111 11111 55 CY7C924DX Bits Current RD Current RD+ abcdei fghj abcdei fghj 100111 0001 011000 1110 011101 0001 100010 1110 101101 0001 010010 1110 110001 1110 ...
Page 56
... K28.5,Dn.xxx0 Code Rule Violation and SVS Tx Pattern 111 00000 100111 111 00001 001111 111 00010 110000 Running Disparity Violation Pattern 111 00100 110111 56 CY7C924DX [33, 34] Current RD Current RD+ fghj abcdei 0100 110000 1001 110000 0101 110000 0011 110000 0010 110000 1010 ...
Page 57
... This is a typical printed circuit board layout showing example placement of power supply bypass components and other components mounted on the same side as the CY7C924DX. © Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product ...
Page 58
... Ordering Information Ordering Code Package Name CY7C924DX-AC A100 CY7C924DX-AI A100 Document #: 38-00770-A Package Diagram 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100 PRELIMINARY Package Type 100-Lead Thin Quad Flat Pack 100-Lead Thin Quad Flat Pack 58 CY7C924DX Operating Range Commercial Industrial 51-85048-B ...