ATxmega192A3 Atmel Corporation, ATxmega192A3 Datasheet - Page 13

• Manufacturer Part Number: ATxmega192A3
• Manufacturer: Atmel Corporation

Specifications of ATxmega192A3

• Flash (kbytes): 192 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 50
• Ext Interrupts: 50
• Usb Speed: No
• Usb Interface: No
• Spi: 10
• Twi (i2c): 2
• Uart: 7
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 16
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 16
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 7
• Output Compare Channels: 22
• Input Capture Channels: 22
• Pwm Channels: 22
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

3.12.2
3.13
3.14
3.14.1
3.14.2
8077H–AVR–12/09
Fuse Lock
Register Description
Sequence for execution of protected SPM/LPM
CCP - Configuration Change Protection Register
RAMPD - Extended Direct Addressing Register
Once the correct signature is written by the CPU, interrupts will be ignored for the configuration
change enable period. Any interrupt request (including Non-Maskable Interrupts) during the
CPP period will set the corresponding interrupt flag as normal and the request is kept pending.
After the CPP period any pending interrupts are executed according to their level and priority.
DMA requests are still handled, but do not influence the protected configuration change enable
period. A signature written by the DMA is ignored.
For some system critical features it is possible to program a fuse to disable all changes in the
associated I/O control registers. If this is done, it will not be possible to change the registers from
the user software, and the fuse can only be reprogrammed using an external programmer.
Details on this are described in the data sheet module where this feature is available.
• Bit 7:0 - CCP[7:0] - Configuration Change Protection
The CCP register must be written with the correct signature to enable change of the protected
I/O register or execution of the protected instruction for a maximum of 4 CPU instruction cycles.
All interrupts are ignored during these cycles. After these cycles interrupts automatically handled
again by the CPU, and any pending interrupts will be executed according to their level and prior-
ity. When the Protected I/O register signature is written, CCP[0] will read as one as long as the
protected feature is enabled. Similarly when the Protected SPM/LPM signature is written CCP[1]
will read as one as long as the protected feature is enabled. CCP[7:2] will always be read as
zero.
Table 3-1.
This register is concatenated with the operand for direct addressing (LDS/STS) of the whole
data memory space on devices with more than 64K bytes of data memory. When accessing
Bit
+0x04
Read/Write
Initial Value
1. The application code writes the signature for execution of protected SPM/LPM to the
2. Within 4 instruction cycles, the application code must execute the appropriate instruc-
CCP register.
tion. The protected change is immediately disabled if the CPU performs write
operations to the data memory, or if SLEEP is executed.
Table 3-1 on page 13
Signature
0x9D
0xD8
W
7
0
Modes of CPU Change Protection
W
6
0
Group Configuration
shows the signature for the various modes.
W
5
0
IOREG
SPM
W
4
0
CCP[7:0]
Description
Protected SPM/LPM
Protected IO register
W
3
0
W
2
0
R/W
1
0
XMEGA A
R/W
0
0
CCP
13