SAM3X8C

Manufacturer Part NumberSAM3X8C
ManufacturerAtmel Corporation
SAM3X8C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 
SAM3A4C PDF datasheetSAM3A4C PDF datasheet #2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
Page 30/72

Download datasheet (2Mb)Embed
PrevNext
7. Processor and Architecture
7.1
ARM Cortex-M3 Processor
• Version 2.0
• Thumb-2 (ISA) subset consisting of all base Thumb-2 instructions, 16-bit and 32-bit.
• Harvard processor architecture enabling simultaneous instruction fetch with data load/store.
• Three-stage pipeline.
• Single cycle 32-bit multiply.
• Hardware divide.
• Thumb and Debug states.
• Handler and Thread modes.
• Low latency ISR entry and exit.
7.2
APB/AHB Bridge
The SAM3X/A series product embeds two separate APB/AHB bridges:
• a low speed bridge
• a high speed bridge
This architecture enables a concurrent access on both bridges.
SPI, SSC and HSMCI peripherals are on the high-speed bridge connected to DMAC with the
internal FIFO for Channel buffering.
UART, ADC, TWI0-1, USART0-3, PWM, DAC and CAN peripherals are on the low-speed bridge
and have dedicated channels for the Peripheral DMA Channels (PDC). Please not that
USART0-1 can be used with the DMA as well.
The peripherals on the high speed bridge are clocked by MCK. On the low-speed bridge, CAN
controllers can be clocked at MCK divided by 2 or 4. Refer to the Power Management Controller
(PMC) section of the Full datasheet for further details.
7.3
Matrix Masters
The Bus Matrix of the SAM3X/A series product manages 5 (SAM3A) or 6 (SAM3X) masters,
which means that each master can perform an access, concurrently with others, to an available
slave.
Each master has its own decoder, which is defined specifically for each master. In order to sim-
plify the addressing, all masters have the same decodings.
Table 7-1.
Master 0
Master 1
Master 2
Master 3
Master 4
Master 5
SAM3X/A
SAM3X/A
32
32
List of Bus Matrix Masters
Cortex-M3 Instruction/Data
Cortex-M3 System
Peripheral DMA Controller (PDC)
USB OTG High Speed DMA
DMA Controller
Ethernet MAC (SAM3X)
11057AS–ATARM–10-Feb-12
11057AS–ATARM–10-Feb-12

Related parts for SAM3X8C

Part Number Manufacturer Datasheet
  SAM3X4C Atmel Corporation
  SAM3X4E Atmel Corporation
  SAM3X8E Atmel Corporation
  SAM3N1A Atmel Corporation
  SAM3N1B Atmel Corporation
  SAM3N1C Atmel Corporation
  SAM3N2A Atmel Corporation
  SAM3N2B Atmel Corporation
  SAM3N2C Atmel Corporation
  SAM3N4A Atmel Corporation
  SAM3N4B Atmel Corporation
  SAM3N4C Atmel Corporation
  SAM3S16C Atmel Corporation
  SAM3S1A Atmel Corporation
  SAM3S1B Atmel Corporation